• Home
  • Raw
  • Download

Lines Matching +full:up +full:- +full:counter

6 		- "reset"     :	The UG bit from the TIMx_EGR register is
8 - "enable" : The Counter Enable signal CNT_EN is used
10 - "update" : The update event is selected as trigger output.
13 - "compare_pulse" : The trigger output send a positive pulse
15 - "OC1REF" : OC1REF signal is used as trigger output.
16 - "OC2REF" : OC2REF signal is used as trigger output.
17 - "OC3REF" : OC3REF signal is used as trigger output.
18 - "OC4REF" : OC4REF signal is used as trigger output.
20 - "OC5REF" : OC5REF signal is used as trigger output.
21 - "OC6REF" : OC6REF signal is used as trigger output.
22 - "compare_pulse_OC4REF":
24 - "compare_pulse_OC6REF":
26 - "compare_pulse_OC4REF_r_or_OC6REF_r":
28 - "compare_pulse_OC4REF_r_or_OC6REF_f":
30 - "compare_pulse_OC5REF_r_or_OC6REF_r":
32 - "compare_pulse_OC5REF_r_or_OC6REF_f":
35 +-----------+ +-------------+ +---------+
36 | Prescaler +-> | Counter | +-> | Master | TRGO(2)
37 +-----------+ +--+--------+-+ |-> | Control +-->
38 | | || +---------+
39 +--v--------+-+ OCxREF || +---------+
40 | Chx compare +----------> | Output | ChX
41 +-----------+-+ | | Control +-->
42 . | | +---------+
44 +-----------v-+ OC6REF | .
45 | Ch6 compare +---------+>
46 +-------------+
58 +---------------+
60 +-+ . . +-+
61 . +---+ .
63 +-------+ +-------+
64 +-+ +-+
66 +-+ +---+ +---------+
89 When counting up the counter starts from 0 and fires an
91 When counting down the counter start from preset value
104 Configure the device counter quadrature modes:
107 the UP/DOWN direction control input.
111 the UP/DOWN direction control input.
127 Configure the device counter enable modes, in all case
129 attribute and the counter is clocked by the internal clock.
131 Counter is always ON.
152 Configure the device counter trigger mode
154 attribute and the counter is clocked by the connected trigger