• Home
  • Raw
  • Download

Lines Matching +full:7 +full:- +full:bit

5   Copyright 1995-1998 by Leonard N. Zubkoff <lnz@dandelion.com>
19 Special thanks to Wayne Yen, Jin-Lon Hon, and Alex Win of BusLogic, whose
67 #define BLOGIC_MIN_AUTO_TAG_DEPTH 7
98 #define BLOGIC_CCB_GRP_ALLOCSIZE 7
167 (adapter->adapter_type == BLOGIC_MULTIMASTER)
170 (adapter->adapter_type == BLOGIC_FLASHPOINT)
196 BLOGIC_VESA_BUS, /* BT-4xx */
197 BLOGIC_ISA_BUS, /* BT-5xx */
198 BLOGIC_MCA_BUS, /* BT-6xx */
199 BLOGIC_EISA_BUS, /* BT-7xx */
200 BLOGIC_UNKNOWN_BUS, /* BT-8xx */
201 BLOGIC_PCI_BUS /* BT-9xx */
246 bool noprobe:1; /* Bit 0 */
247 bool noprobe_isa:1; /* Bit 1 */
248 bool noprobe_pci:1; /* Bit 2 */
249 bool nosort_pci:1; /* Bit 3 */
250 bool multimaster_first:1; /* Bit 4 */
251 bool flashpoint_first:1; /* Bit 5 */
252 bool limited_isa:1; /* Bit 6 */
253 bool probe330:1; /* Bit 7 */
254 bool probe334:1; /* Bit 8 */
255 bool probe230:1; /* Bit 9 */
256 bool probe234:1; /* Bit 10 */
257 bool probe130:1; /* Bit 11 */
258 bool probe134:1; /* Bit 12 */
266 bool trace_probe:1; /* Bit 0 */
267 bool trace_hw_reset:1; /* Bit 1 */
268 bool trace_config:1; /* Bit 2 */
269 bool trace_err:1; /* Bit 3 */
284 Define the structure of the write-only Control Register.
290 unsigned char:4; /* Bits 0-3 */
291 bool bus_reset:1; /* Bit 4 */
292 bool int_reset:1; /* Bit 5 */
293 bool soft_reset:1; /* Bit 6 */
294 bool hard_reset:1; /* Bit 7 */
299 Define the structure of the read-only Status Register.
305 bool cmd_invalid:1; /* Bit 0 */
306 bool rsvd:1; /* Bit 1 */
307 bool datain_ready:1; /* Bit 2 */
308 bool cmd_param_busy:1; /* Bit 3 */
309 bool adapter_ready:1; /* Bit 4 */
310 bool init_reqd:1; /* Bit 5 */
311 bool diag_failed:1; /* Bit 6 */
312 bool diag_active:1; /* Bit 7 */
317 Define the structure of the read-only Interrupt Register.
323 bool mailin_loaded:1; /* Bit 0 */
324 bool mailout_avail:1; /* Bit 1 */
325 bool cmd_complete:1; /* Bit 2 */
326 bool ext_busreset:1; /* Bit 3 */
327 unsigned char rsvd:3; /* Bits 4-6 */
328 bool int_valid:1; /* Bit 7 */
333 Define the structure of the read-only Geometry Register.
339 enum blogic_bios_diskgeometry d0_geo:2; /* Bits 0-1 */
340 enum blogic_bios_diskgeometry d1_geo:2; /* Bits 2-3 */
341 unsigned char:3; /* Bits 4-6 */
342 bool ext_trans_enable:1; /* Bit 7 */
413 unsigned char:5; /* Byte 0 Bits 0-4 */
414 bool dma_ch5:1; /* Byte 0 Bit 5 */
415 bool dma_ch6:1; /* Byte 0 Bit 6 */
416 bool dma_ch7:1; /* Byte 0 Bit 7 */
417 bool irq_ch9:1; /* Byte 1 Bit 0 */
418 bool irq_ch10:1; /* Byte 1 Bit 1 */
419 bool irq_ch11:1; /* Byte 1 Bit 2 */
420 bool irq_ch12:1; /* Byte 1 Bit 3 */
421 unsigned char:1; /* Byte 1 Bit 4 */
422 bool irq_ch14:1; /* Byte 1 Bit 5 */
423 bool irq_ch15:1; /* Byte 1 Bit 6 */
424 unsigned char:1; /* Byte 1 Bit 7 */
425 unsigned char id:4; /* Byte 2 Bits 0-3 */
426 unsigned char:4; /* Byte 2 Bits 4-7 */
434 unsigned char offset:4; /* Bits 0-3 */
435 unsigned char tx_period:3; /* Bits 4-6 */
436 bool sync:1; /* Bit 7 */
440 bool sync:1; /* Byte 0 Bit 0 */
441 bool parity:1; /* Byte 0 Bit 1 */
442 unsigned char:6; /* Byte 0 Bits 2-7 */
447 unsigned char mbox_addr[3]; /* Bytes 5-7 */
448 struct blogic_syncval sync0to7[8]; /* Bytes 8-15 */
455 struct blogic_syncval sync8to15[8]; /* Bytes 22-29 */
468 u32 base_mbox_addr; /* Bytes 1-4 */
486 BLOGIC_IO_DISABLE2 = 7
492 bool low_term:1; /* Byte 2 Bit 0 */
493 bool high_term:1; /* Byte 2 Bit 1 */
494 unsigned char:2; /* Byte 2 Bits 2-3 */
495 bool JP1:1; /* Byte 2 Bit 4 */
496 bool JP2:1; /* Byte 2 Bit 5 */
497 bool JP3:1; /* Byte 2 Bit 6 */
498 bool genericinfo_valid:1; /* Byte 2 Bit 7 */
509 unsigned short sg_limit; /* Bytes 2-3 */
511 u32 base_mbox_addr; /* Bytes 5-8 */
513 unsigned char:2; /* Byte 9 Bits 0-1 */
514 bool fast_on_eisa:1; /* Byte 9 Bit 2 */
515 unsigned char:3; /* Byte 9 Bits 3-5 */
516 bool level_int:1; /* Byte 9 Bit 6 */
517 unsigned char:1; /* Byte 9 Bit 7 */
519 unsigned char fw_rev[3]; /* Bytes 10-12 */
520 bool wide:1; /* Byte 13 Bit 0 */
521 bool differential:1; /* Byte 13 Bit 1 */
522 bool scam:1; /* Byte 13 Bit 2 */
523 bool ultra:1; /* Byte 13 Bit 3 */
524 bool smart_term:1; /* Byte 13 Bit 4 */
525 unsigned char:3; /* Byte 13 Bits 5-7 */
555 unsigned char factory_sig[2]; /* Bytes 0-1 */
557 unsigned char adapter_type[6]; /* Bytes 3-8 */
559 bool floppy:1; /* Byte 10 Bit 0 */
560 bool floppy_sec:1; /* Byte 10 Bit 1 */
561 bool level_int:1; /* Byte 10 Bit 2 */
562 unsigned char:2; /* Byte 10 Bits 3-4 */
563 unsigned char systemram_bios:3; /* Byte 10 Bits 5-7 */
564 unsigned char dma_ch:7; /* Byte 11 Bits 0-6 */
565 bool dma_autoconf:1; /* Byte 11 Bit 7 */
566 unsigned char irq_ch:7; /* Byte 12 Bits 0-6 */
567 bool irq_autoconf:1; /* Byte 12 Bit 7 */
570 bool low_term:1; /* Byte 15 Bit 0 */
571 bool parity:1; /* Byte 15 Bit 1 */
572 bool high_term:1; /* Byte 15 Bit 2 */
573 bool noisy_cable:1; /* Byte 15 Bit 3 */
574 bool fast_sync_neg:1; /* Byte 15 Bit 4 */
575 bool reset_enabled:1; /* Byte 15 Bit 5 */
576 bool:1; /* Byte 15 Bit 6 */
577 bool active_negation:1; /* Byte 15 Bit 7 */
580 bool bios_enabled:1; /* Byte 18 Bit 0 */
581 bool int19_redir_enabled:1; /* Byte 18 Bit 1 */
582 bool ext_trans_enable:1; /* Byte 18 Bit 2 */
583 bool removable_as_fixed:1; /* Byte 18 Bit 3 */
584 bool:1; /* Byte 18 Bit 4 */
585 bool morethan2_drives:1; /* Byte 18 Bit 5 */
586 bool bios_int:1; /* Byte 18 Bit 6 */
587 bool floptical:1; /* Byte 19 Bit 7 */
588 unsigned short dev_enabled; /* Bytes 19-20 */
589 unsigned short wide_ok; /* Bytes 21-22 */
590 unsigned short fast_ok; /* Bytes 23-24 */
591 unsigned short sync_ok; /* Bytes 25-26 */
592 unsigned short discon_ok; /* Bytes 27-28 */
593 unsigned short send_start_unit; /* Bytes 29-30 */
594 unsigned short ignore_bios_scan; /* Bytes 31-32 */
595 unsigned char pci_int_pin:2; /* Byte 33 Bits 0-1 */
596 unsigned char adapter_ioport:2; /* Byte 33 Bits 2-3 */
597 bool strict_rr_enabled:1; /* Byte 33 Bit 4 */
598 bool vesabus_33mhzplus:1; /* Byte 33 Bit 5 */
599 bool vesa_burst_write:1; /* Byte 33 Bit 6 */
600 bool vesa_burst_read:1; /* Byte 33 Bit 7 */
601 unsigned short ultra_ok; /* Bytes 34-35 */
602 unsigned int:32; /* Bytes 36-39 */
605 bool:1; /* Byte 42 Bit 0 */
606 bool scam_dominant:1; /* Byte 42 Bit 1 */
607 bool scam_enabled:1; /* Byte 42 Bit 2 */
608 bool scam_lev2:1; /* Byte 42 Bit 3 */
609 unsigned char:4; /* Byte 42 Bits 4-7 */
610 bool int13_exten:1; /* Byte 43 Bit 0 */
611 bool:1; /* Byte 43 Bit 1 */
612 bool cd_boot:1; /* Byte 43 Bit 2 */
613 unsigned char:5; /* Byte 43 Bits 3-7 */
614 unsigned char boot_id:4; /* Byte 44 Bits 0-3 */
615 unsigned char boot_ch:4; /* Byte 44 Bits 4-7 */
616 unsigned char force_scan_order:1; /* Byte 45 Bit 0 */
617 unsigned char:7; /* Byte 45 Bits 1-7 */
618 unsigned short nontagged_to_alt_ok; /* Bytes 46-47 */
619 unsigned short reneg_sync_on_check; /* Bytes 48-49 */
620 unsigned char rsvd[10]; /* Bytes 50-59 */
621 unsigned char manuf_diag[2]; /* Bytes 60-61 */
622 unsigned short cksum; /* Bytes 62-63 */
630 unsigned char force_scan_order:1; /* Bit 0 */
631 unsigned char:7; /* Bits 1-7 */
641 unsigned char tgt_idbit3:1; /* Bit 0 */
642 unsigned char:2; /* Bits 1-2 */
643 enum blogic_bios_diskgeometry diskgeom:2; /* Bits 3-4 */
644 unsigned char tgt_id:3; /* Bits 5-7 */
670 only uses codes 0 - 4. The FlashPoint SCCB Manager has no mailboxes, so
777 u32 segbytes; /* Bytes 0-3 */
778 u32 segdata; /* Bytes 4-7 */
794 Define the 32 Bit Mode Command Control Block (CCB) structure. The first 40
798 Driver. Extended LUN Format CCBs differ from Legacy LUN Format 32 Bit Mode
803 the SCSI-2 specification defines Bit 5 as LUNTAR. Extended LUN Format CCBs
817 unsigned char:3; /* Byte 1 Bits 0-2 */
818 enum blogic_datadir datadir:2; /* Byte 1 Bits 3-4 */
819 bool tag_enable:1; /* Byte 1 Bit 5 */
820 enum blogic_queuetag queuetag:2; /* Byte 1 Bits 6-7 */
823 u32 datalen; /* Bytes 4-7 */
824 void *data; /* Bytes 8-11 */
830 unsigned char lun:5; /* Byte 17 Bits 0-4 */
831 bool legacytag_enable:1; /* Byte 17 Bit 5 */
832 enum blogic_queuetag legacy_tag:2; /* Byte 17 Bits 6-7 */
833 unsigned char cdb[BLOGIC_CDB_MAXLEN]; /* Bytes 18-29 */
836 u32 rsvd_int; /* Bytes 32-35 */
837 u32 sensedata; /* Bytes 36-39 */
841 void (*callback) (struct blogic_ccb *); /* Bytes 40-43 */
842 u32 base_addr; /* Bytes 44-47 */
846 u16 os_flags; /* Bytes 50-51 */
847 unsigned char private[24]; /* Bytes 52-99 */
868 Define the 32 Bit Mode Outgoing Mailbox structure.
872 u32 ccb; /* Bytes 0-3 */
873 u32:24; /* Bytes 4-6 */
874 enum blogic_action action; /* Byte 7 */
878 Define the 32 Bit Mode Incoming Mailbox structure.
882 u32 ccb; /* Bytes 0-3 */
886 enum blogic_cmplt_code comp_code; /* Byte 7 */
956 u32 base_addr; /* Bytes 0-3 */
960 unsigned char scsi_lun; /* Byte 7 */
961 u16 fw_rev; /* Bytes 8-9 */
962 u16 sync_ok; /* Bytes 10-11 */
963 u16 fast_ok; /* Bytes 12-13 */
964 u16 ultra_ok; /* Bytes 14-15 */
965 u16 discon_ok; /* Bytes 16-17 */
966 u16 wide_ok; /* Bytes 18-19 */
967 bool parity:1; /* Byte 20 Bit 0 */
968 bool wide:1; /* Byte 20 Bit 1 */
969 bool softreset:1; /* Byte 20 Bit 2 */
970 bool ext_trans_enable:1; /* Byte 20 Bit 3 */
971 bool low_term:1; /* Byte 20 Bit 4 */
972 bool high_term:1; /* Byte 20 Bit 5 */
973 bool report_underrun:1; /* Byte 20 Bit 6 */
974 bool scam_enabled:1; /* Byte 20 Bit 7 */
975 bool scam_lev2:1; /* Byte 21 Bit 0 */
976 unsigned char:7; /* Byte 21 Bits 1-7 */
979 unsigned char model[3]; /* Bytes 24-26 */
981 unsigned char rsvd[4]; /* Bytes 28-31 */
982 u32 os_rsvd; /* Bytes 32-35 */
983 unsigned char translation_info[4]; /* Bytes 36-39 */
984 u32 rsvd2[5]; /* Bytes 40-59 */
985 u32 sec_range; /* Bytes 60-63 */
1103 unsigned char devtype:5; /* Byte 0 Bits 0-4 */
1104 unsigned char dev_qual:3; /* Byte 0 Bits 5-7 */
1105 unsigned char dev_modifier:7; /* Byte 1 Bits 0-6 */
1106 bool rmb:1; /* Byte 1 Bit 7 */
1107 unsigned char ansi_ver:3; /* Byte 2 Bits 0-2 */
1108 unsigned char ecma_ver:3; /* Byte 2 Bits 3-5 */
1109 unsigned char iso_ver:2; /* Byte 2 Bits 6-7 */
1110 unsigned char resp_fmt:4; /* Byte 3 Bits 0-3 */
1111 unsigned char:2; /* Byte 3 Bits 4-5 */
1112 bool TrmIOP:1; /* Byte 3 Bit 6 */
1113 bool AENC:1; /* Byte 3 Bit 7 */
1117 bool SftRe:1; /* Byte 7 Bit 0 */
1118 bool CmdQue:1; /* Byte 7 Bit 1 */
1119 bool:1; /* Byte 7 Bit 2 */
1120 bool linked:1; /* Byte 7 Bit 3 */
1121 bool sync:1; /* Byte 7 Bit 4 */
1122 bool WBus16:1; /* Byte 7 Bit 5 */
1123 bool WBus32:1; /* Byte 7 Bit 6 */
1124 bool RelAdr:1; /* Byte 7 Bit 7 */
1125 unsigned char vendor[8]; /* Bytes 8-15 */
1126 unsigned char product[16]; /* Bytes 16-31 */
1127 unsigned char product_rev[4]; /* Bytes 32-35 */
1141 outb(cr.all, adapter->io_addr + BLOGIC_CNTRL_REG); in blogic_busreset()
1149 outb(cr.all, adapter->io_addr + BLOGIC_CNTRL_REG); in blogic_intreset()
1157 outb(cr.all, adapter->io_addr + BLOGIC_CNTRL_REG); in blogic_softreset()
1165 outb(cr.all, adapter->io_addr + BLOGIC_CNTRL_REG); in blogic_hardreset()
1170 return inb(adapter->io_addr + BLOGIC_STATUS_REG); in blogic_rdstatus()
1176 outb(value, adapter->io_addr + BLOGIC_CMD_PARM_REG); in blogic_setcmdparam()
1181 return inb(adapter->io_addr + BLOGIC_DATAIN_REG); in blogic_rddatain()
1186 return inb(adapter->io_addr + BLOGIC_INT_REG); in blogic_rdint()
1191 return inb(adapter->io_addr + BLOGIC_GEOMETRY_REG); in blogic_rdgeom()
1216 32 bit Kernel Virtual Addresses. This avoids compilation warnings
1217 on 64 bit architectures.
1243 bytecount->units += amount; in blogic_addcount()
1244 if (bytecount->units > 999999999) { in blogic_addcount()
1245 bytecount->units -= 1000000000; in blogic_addcount()
1246 bytecount->billions++; in blogic_addcount()
1267 index = (amount < 64 * 1024 ? 6 : 7); in blogic_incszbucket()