• Home
  • Raw
  • Download

Lines Matching +full:max +full:- +full:channels +full:- +full:clocked

1 /* SPDX-License-Identifier: GPL-2.0-or-later
25 * INTERFACES between SPI master-side drivers and SPI slave protocol handlers,
31 * struct spi_statistics - statistics for spi transfers
34 * @messages: number of spi-messages handled
85 spin_lock_irqsave(&(stats)->lock, flags); \
86 (stats)->field += count; \
87 spin_unlock_irqrestore(&(stats)->lock, flags); \
94 * struct spi_delay - SPI delay information
110 * struct spi_device - Controller side proxy for an SPI slave device
118 * @mode: The spi mode defines how data is clocked out and in.
124 * like eight or 12 bits are common. In-memory wordsizes are
133 * @controller_data: Board-specific definitions for controller, such as
140 * @cs_gpio: LEGACY: gpio number of the chipselect line (optional, -ENOENT when
175 #define SPI_LSB_FIRST 0x08 /* per-word bits-on-wire */
195 struct spi_delay word_delay; /* inter-word delay */
203 * - memory packing (12 bit samples into low bits, others zeroed)
204 * - priority
205 * - chipselect delays
206 * - ...
218 return (spi && get_device(&spi->dev)) ? spi : NULL; in spi_dev_get()
224 put_device(&spi->dev); in spi_dev_put()
230 return spi->controller_state; in spi_get_ctldata()
235 spi->controller_state = state; in spi_set_ctldata()
242 dev_set_drvdata(&spi->dev, data); in spi_set_drvdata()
247 return dev_get_drvdata(&spi->dev); in spi_get_drvdata()
254 * struct spi_driver - Host side "protocol" driver
294 * spi_unregister_driver - reverse effect of spi_register_driver
301 driver_unregister(&sdrv->driver); in spi_unregister_driver()
309 * module_spi_driver() - Helper macro for registering a SPI driver
321 * struct spi_controller - interface to SPI master or slave controller
324 * @bus_num: board-specific (and often SOC-specific) identifier for a
342 * @max_transfer_size: function that returns the max transfer size for
344 * @max_message_size: function that returns the max message size for
359 * @cleanup: frees controller-specific state
367 * @cur_msg: the currently in-flight message
369 * in-flight message
400 * - return 0 if the transfer is finished,
401 * - return 1 if the transfer is still in progress. When
421 * CS number. Any individual value may be -ENOENT for CS lines that
440 * @dummy_rx: dummy receive buffer for full-duplex devices
441 * @dummy_tx: dummy transmit buffer for full-duplex devices
446 * time snapshot in @spi_transfer->ptp_sts as close as possible to the
447 * moment in time when @spi_transfer->ptp_sts_word_pre and
448 * @spi_transfer->ptp_sts_word_post were transmitted.
450 * close to the driver hand-over as possible.
472 * board-specific. usually that simplifies to being SOC-specific.
474 * and one board's schematics might show it using SPI-2. software
480 * might use board-specific GPIOs.
497 #define SPI_BPW_MASK(bits) BIT((bits) - 1)
498 #define SPI_BPW_RANGE_MASK(min, max) GENMASK((max) - 1, (min) - 1) argument
514 /* flag indicating this is a non-devres managed controller */
560 * + For now there's no remove-from-queue operation, or
637 /* Optimized handlers for SPI memory-like operations. */
655 /* DMA channels for use with core dmaengine helpers */
677 return dev_get_drvdata(&ctlr->dev); in spi_controller_get_devdata()
683 dev_set_drvdata(&ctlr->dev, data); in spi_controller_set_devdata()
688 if (!ctlr || !get_device(&ctlr->dev)) in spi_controller_get()
696 put_device(&ctlr->dev); in spi_controller_put()
701 return IS_ENABLED(CONFIG_SPI_SLAVE) && ctlr->slave; in spi_controller_is_slave()
775 * struct spi_res - spi resource management structure
778 * @data: extra data allocated for the specific use-case
780 * this is based on ideas from devres, but focused on life-cycle
798 /*---------------------------------------------------------------------------*/
818 * struct spi_transfer - a read/write buffer pair
819 * @tx_buf: data to be written (dma-safe memory), or NULL
820 * @rx_buf: data to be read (dma-safe memory), or NULL
843 * @effective_speed_hz: the effective SCK-speed that was used to
860 * purposefully (instead of setting to spi_transfer->len - 1) to denote
861 * that a transfer-level snapshot taken from within the driver may still
888 * In-memory data values are always in native CPU byte order, translated
889 * from the wire byte order (big-endian except with SPI_LSB_FIRST). So
893 * When the word size of the SPI transfer is not a power-of-two multiple
894 * of eight bits, those in-memory words include extra bits. In-memory
895 * words are always seen by protocol drivers as right-justified, so the
909 * stay selected until the next transfer. On multi-device SPI busses
919 * from device through @tx_nbits and @rx_nbits. In Bi-direction, these
925 * Zero-initialize every field you don't set up explicitly, to
933 * spi_message.is_dma_mapped reports a pre-existing mapping
973 * struct spi_message - one multi-segment SPI transaction
998 * Zero-initialize every field you don't set up explicitly, to
1014 * Some controller drivers (message-at-a-time queue processing)
1016 * others (with multi-message pipelines) could need a flag to
1040 INIT_LIST_HEAD(&m->transfers); in spi_message_init_no_memset()
1041 INIT_LIST_HEAD(&m->resources); in spi_message_init_no_memset()
1053 list_add_tail(&t->transfer_list, &m->transfers); in spi_message_add_tail()
1059 list_del(&t->transfer_list); in spi_transfer_del()
1067 if (t->delay_usecs) { in spi_transfer_delay_exec()
1068 d.value = t->delay_usecs; in spi_transfer_delay_exec()
1073 return spi_delay_exec(&t->delay, t); in spi_transfer_delay_exec()
1077 * spi_message_init_with_transfers - Initialize spi_message and append transfers
1137 struct spi_controller *ctlr = spi->controller; in spi_max_message_size()
1139 if (!ctlr->max_message_size) in spi_max_message_size()
1141 return ctlr->max_message_size(spi); in spi_max_message_size()
1147 struct spi_controller *ctlr = spi->controller; in spi_max_transfer_size()
1151 if (ctlr->max_transfer_size) in spi_max_transfer_size()
1152 tr_max = ctlr->max_transfer_size(spi); in spi_max_transfer_size()
1159 * spi_is_bpw_supported - Check if bits per word is supported
1170 u32 bpw_mask = spi->master->bits_per_word_mask; in spi_is_bpw_supported()
1178 /*---------------------------------------------------------------------------*/
1187 * struct spi_replaced_transfers - structure describing the spi_transfer
1196 * are to get re-inserted
1198 * @inserted_transfers: array of spi_transfers of array-size @inserted,
1223 /*---------------------------------------------------------------------------*/
1232 /*---------------------------------------------------------------------------*/
1245 * spi_sync_transfer - synchronous SPI data transfer
1269 * spi_write - SPI synchronous write
1292 * spi_read - SPI synchronous read
1320 * spi_w8r8 - SPI synchronous 8 bit write followed by 8 bit read
1342 * spi_w8r16 - SPI synchronous 8 bit write followed by 16 bit read
1347 * The number is returned in wire-order, which is at least sometimes
1348 * big-endian.
1367 * spi_w8r16be - SPI synchronous 8 bit write followed by 16 bit big-endian read
1373 * convert the read 16 bit data word from big-endian to native endianness.
1393 /*---------------------------------------------------------------------------*/
1406 * parport adapters, or microcontrollers acting as USB-to-SPI bridges.
1410 * struct spi_board_info - board-specific template for a SPI device
1413 * data stored there is driver-specific.
1419 * from the chip datasheet and board-specific signal quality issues.
1434 * be stored in tables of board-specific device descriptors, which are
1477 * - quirks like clock rate mattering when not selected
1519 return list_is_last(&xfer->transfer_list, &ctlr->cur_msg->transfers); in spi_transfer_is_last()