| /kernel/linux/linux-5.10/arch/arm/mach-imx/ |
| D | anatop.c | 16 #define REG_SET 0x4 macro
|
| /kernel/linux/linux-4.19/arch/arm/mach-imx/ |
| D | anatop.c | 22 #define REG_SET 0x4 macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dmub/src/ |
| D | dmub_reg.h | 61 #define REG_SET(reg_name, initial_val, field, val) \ macro
|
| /kernel/linux/linux-4.19/drivers/gpu/drm/mxsfb/ |
| D | mxsfb_regs.h | 20 #define REG_SET 4 macro
|
| /kernel/linux/linux-4.19/drivers/gpio/ |
| D | gpio-ingenic.c | 33 #define REG_SET(x) ((x) + 0x4) macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/mxsfb/ |
| D | mxsfb_regs.h | 12 #define REG_SET 4 macro
|
| /kernel/linux/linux-5.10/drivers/thermal/ |
| D | imx_thermal.c | 19 #define REG_SET 0x4 macro
|
| /kernel/linux/linux-4.19/drivers/thermal/ |
| D | imx_thermal.c | 26 #define REG_SET 0x4 macro
|
| /kernel/linux/linux-4.19/drivers/video/fbdev/ |
| D | mxsfb.c | 55 #define REG_SET 4 macro
|
| /kernel/linux/linux-4.19/drivers/pinctrl/ |
| D | pinctrl-ingenic.c | 42 #define REG_SET(x) ((x) + 0x4) macro
|
| /kernel/linux/linux-4.19/drivers/gpu/drm/amd/display/dc/inc/ |
| D | reg_helper.h | 63 #define REG_SET(reg_name, initial_val, field, val) \ macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/inc/ |
| D | reg_helper.h | 63 #define REG_SET(reg_name, initial_val, field, val) \ macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu.h | 1072 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) macro
|
| /kernel/linux/linux-5.10/drivers/pinctrl/ |
| D | pinctrl-ingenic.c | 49 #define REG_SET(x) ((x) + 0x4) macro
|
| /kernel/linux/linux-4.19/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu.h | 1603 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) macro
|
| /kernel/linux/linux-4.19/drivers/gpu/drm/radeon/ |
| D | radeon.h | 2526 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) macro
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/radeon/ |
| D | radeon.h | 2524 #define REG_SET(FIELD, v) (((v) << FIELD##_SHIFT) & FIELD##_MASK) macro
|