Searched +full:0 +full:x00a8 (Results 1 – 25 of 343) sorted by relevance
12345678910>>...14
27 // base address: 0x028 …PSWUSCFG0_VENDOR_ID 0x000029 …PSWUSCFG0_DEVICE_ID 0x000230 …PSWUSCFG0_COMMAND 0x000431 …PSWUSCFG0_STATUS 0x000632 …PSWUSCFG0_REVISION_ID 0x000833 …PSWUSCFG0_PROG_INTERFACE 0x000934 …PSWUSCFG0_SUB_CLASS 0x000a35 …PSWUSCFG0_BASE_CLASS 0x000b36 …PSWUSCFG0_CACHE_LINE 0x000c[all …]
27 // base address: 0x028 …NB_NBCFG0_NB_VENDOR_ID 0x000029 …NB_NBCFG0_NB_DEVICE_ID 0x000230 …NB_NBCFG0_NB_COMMAND 0x000431 …NB_NBCFG0_NB_STATUS 0x000632 …NB_NBCFG0_NB_REVISION_ID 0x000833 …NB_NBCFG0_NB_REGPROG_INF 0x000934 …NB_NBCFG0_NB_SUB_CLASS 0x000a35 …NB_NBCFG0_NB_BASE_CODE 0x000b36 …NB_NBCFG0_NB_CACHE_LINE 0x000c[all …]
27 // base address: 0x028 …BIF_BX_PF_MM_INDEX 0x000029 …ne mmBIF_BX_PF_MM_INDEX_BASE_IDX 030 …BIF_BX_PF_MM_DATA 0x000131 …ne mmBIF_BX_PF_MM_DATA_BASE_IDX 032 …BIF_BX_PF_MM_INDEX_HI 0x000633 …ne mmBIF_BX_PF_MM_INDEX_HI_BASE_IDX 037 // base address: 0x038 …SYSHUB_INDEX_OVLP 0x000839 …ne mmSYSHUB_INDEX_OVLP_BASE_IDX 0[all …]
26 #define OMAP4430_CM2_BASE 0x4a00800032 #define OMAP4430_CM2_OCP_SOCKET_INST 0x000033 #define OMAP4430_CM2_CKGEN_INST 0x010034 #define OMAP4430_CM2_ALWAYS_ON_INST 0x060035 #define OMAP4430_CM2_CORE_INST 0x070036 #define OMAP4430_CM2_IVAHD_INST 0x0f0037 #define OMAP4430_CM2_CAM_INST 0x100038 #define OMAP4430_CM2_DSS_INST 0x110039 #define OMAP4430_CM2_GFX_INST 0x120040 #define OMAP4430_CM2_L3INIT_INST 0x1300[all …]
22 #define OMAP54XX_CM_CORE_AON_BASE 0x4a00400028 #define OMAP54XX_CM_CORE_AON_OCP_SOCKET_INST 0x000029 #define OMAP54XX_CM_CORE_AON_CKGEN_INST 0x010030 #define OMAP54XX_CM_CORE_AON_MPU_INST 0x030031 #define OMAP54XX_CM_CORE_AON_DSP_INST 0x040032 #define OMAP54XX_CM_CORE_AON_ABE_INST 0x050033 #define OMAP54XX_CM_CORE_AON_RESTORE_INST 0x0e0034 #define OMAP54XX_CM_CORE_AON_INSTR_INST 0x0f0037 #define OMAP54XX_CM_CORE_AON_MPU_MPU_CDOFFS 0x000038 #define OMAP54XX_CM_CORE_AON_DSP_DSP_CDOFFS 0x0000[all …]
23 #define DRA7XX_CM_CORE_BASE 0x4a00800029 #define DRA7XX_CM_CORE_OCP_SOCKET_INST 0x000030 #define DRA7XX_CM_CORE_CKGEN_INST 0x010431 #define DRA7XX_CM_CORE_COREAON_INST 0x060032 #define DRA7XX_CM_CORE_CORE_INST 0x070033 #define DRA7XX_CM_CORE_IVA_INST 0x0f0034 #define DRA7XX_CM_CORE_CAM_INST 0x100035 #define DRA7XX_CM_CORE_DSS_INST 0x110036 #define DRA7XX_CM_CORE_GPU_INST 0x120037 #define DRA7XX_CM_CORE_L3INIT_INST 0x1300[all …]
25 #define AM33XX_CM_BASE 0x44e0000031 #define AM33XX_CM_PER_MOD 0x000032 #define AM33XX_CM_WKUP_MOD 0x040033 #define AM33XX_CM_DPLL_MOD 0x050034 #define AM33XX_CM_MPU_MOD 0x060035 #define AM33XX_CM_DEVICE_MOD 0x070036 #define AM33XX_CM_RTC_MOD 0x080037 #define AM33XX_CM_GFX_MOD 0x090038 #define AM33XX_CM_CEFUSE_MOD 0x0A0043 #define AM33XX_CM_PER_L4LS_CLKSTCTRL_OFFSET 0x0000[all …]
26 #define DRA7XX_PRM_BASE 0x4ae0600033 #define DRA7XX_PRM_OCP_SOCKET_INST 0x000034 #define DRA7XX_PRM_CKGEN_INST 0x010035 #define DRA7XX_PRM_MPU_INST 0x030036 #define DRA7XX_PRM_DSP1_INST 0x040037 #define DRA7XX_PRM_IPU_INST 0x050038 #define DRA7XX_PRM_COREAON_INST 0x062839 #define DRA7XX_PRM_CORE_INST 0x070040 #define DRA7XX_PRM_IVA_INST 0x0f0041 #define DRA7XX_PRM_CAM_INST 0x1000[all …]
26 #define OMAP4430_CM1_BASE 0x4a00400032 #define OMAP4430_CM1_OCP_SOCKET_INST 0x000033 #define OMAP4430_CM1_CKGEN_INST 0x010034 #define OMAP4430_CM1_MPU_INST 0x030035 #define OMAP4430_CM1_TESLA_INST 0x040036 #define OMAP4430_CM1_ABE_INST 0x050037 #define OMAP4430_CM1_RESTORE_INST 0x0e0038 #define OMAP4430_CM1_INSTR_INST 0x0f0041 #define OMAP4430_CM1_MPU_MPU_CDOFFS 0x000042 #define OMAP4430_CM1_TESLA_TESLA_CDOFFS 0x0000[all …]
29 #define OMAP4430_CM2_BASE 0x4a00800035 #define OMAP4430_CM2_OCP_SOCKET_INST 0x000036 #define OMAP4430_CM2_CKGEN_INST 0x010037 #define OMAP4430_CM2_ALWAYS_ON_INST 0x060038 #define OMAP4430_CM2_CORE_INST 0x070039 #define OMAP4430_CM2_IVAHD_INST 0x0f0040 #define OMAP4430_CM2_CAM_INST 0x100041 #define OMAP4430_CM2_DSS_INST 0x110042 #define OMAP4430_CM2_GFX_INST 0x120043 #define OMAP4430_CM2_L3INIT_INST 0x1300[all …]
26 #define OMAP54XX_CM_CORE_AON_BASE 0x4a00400032 #define OMAP54XX_CM_CORE_AON_OCP_SOCKET_INST 0x000033 #define OMAP54XX_CM_CORE_AON_CKGEN_INST 0x010034 #define OMAP54XX_CM_CORE_AON_MPU_INST 0x030035 #define OMAP54XX_CM_CORE_AON_DSP_INST 0x040036 #define OMAP54XX_CM_CORE_AON_ABE_INST 0x050037 #define OMAP54XX_CM_CORE_AON_RESTORE_INST 0x0e0038 #define OMAP54XX_CM_CORE_AON_INSTR_INST 0x0f0041 #define OMAP54XX_CM_CORE_AON_MPU_MPU_CDOFFS 0x000042 #define OMAP54XX_CM_CORE_AON_DSP_DSP_CDOFFS 0x0000[all …]
26 #define DRA7XX_CM_CORE_BASE 0x4a00800032 #define DRA7XX_CM_CORE_OCP_SOCKET_INST 0x000033 #define DRA7XX_CM_CORE_CKGEN_INST 0x010434 #define DRA7XX_CM_CORE_COREAON_INST 0x060035 #define DRA7XX_CM_CORE_CORE_INST 0x070036 #define DRA7XX_CM_CORE_IVA_INST 0x0f0037 #define DRA7XX_CM_CORE_CAM_INST 0x100038 #define DRA7XX_CM_CORE_DSS_INST 0x110039 #define DRA7XX_CM_CORE_GPU_INST 0x120040 #define DRA7XX_CM_CORE_L3INIT_INST 0x1300[all …]
29 #define DRA7XX_PRM_BASE 0x4ae0600036 #define DRA7XX_PRM_OCP_SOCKET_INST 0x000037 #define DRA7XX_PRM_CKGEN_INST 0x010038 #define DRA7XX_PRM_MPU_INST 0x030039 #define DRA7XX_PRM_DSP1_INST 0x040040 #define DRA7XX_PRM_IPU_INST 0x050041 #define DRA7XX_PRM_COREAON_INST 0x062842 #define DRA7XX_PRM_CORE_INST 0x070043 #define DRA7XX_PRM_IVA_INST 0x0f0044 #define DRA7XX_PRM_CAM_INST 0x1000[all …]
29 #define OMAP4430_CM1_BASE 0x4a00400035 #define OMAP4430_CM1_OCP_SOCKET_INST 0x000036 #define OMAP4430_CM1_CKGEN_INST 0x010037 #define OMAP4430_CM1_MPU_INST 0x030038 #define OMAP4430_CM1_TESLA_INST 0x040039 #define OMAP4430_CM1_ABE_INST 0x050040 #define OMAP4430_CM1_RESTORE_INST 0x0e0041 #define OMAP4430_CM1_INSTR_INST 0x0f0044 #define OMAP4430_CM1_MPU_MPU_CDOFFS 0x000045 #define OMAP4430_CM1_TESLA_TESLA_CDOFFS 0x0000[all …]
13 #define MX6UL_PAD_BOOT_MODE0__GPIO5_IO10 0x0014 0x02a0 0x0000 5 014 #define MX6UL_PAD_BOOT_MODE1__GPIO5_IO11 0x0018 0x02a4 0x0000 5 016 #define MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x001c 0x02a8 0x0000 5 017 #define MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x0020 0x02ac 0x0000 5 018 #define MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x0024 0x02b0 0x0000 5 019 #define MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x0028 0x02b4 0x0000 5 020 #define MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x002c 0x02b8 0x0000 5 021 #define MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x0030 0x02bc 0x0000 5 022 #define MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x0034 0x02c0 0x0000 5 023 #define MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x0038 0x02c4 0x0000 5 0[all …]
17 #define MX6UL_PAD_BOOT_MODE0__GPIO5_IO10 0x0014 0x02a0 0x0000 5 018 #define MX6UL_PAD_BOOT_MODE1__GPIO5_IO11 0x0018 0x02a4 0x0000 5 020 #define MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x001c 0x02a8 0x0000 5 021 #define MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x0020 0x02ac 0x0000 5 022 #define MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x0024 0x02b0 0x0000 5 023 #define MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x0028 0x02b4 0x0000 5 024 #define MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x002c 0x02b8 0x0000 5 025 #define MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x0030 0x02bc 0x0000 5 026 #define MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x0034 0x02c0 0x0000 5 027 #define MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x0038 0x02c4 0x0000 5 0[all …]
12 #define I8042_CMD_CTL_RCTR 0x012013 #define I8042_CMD_CTL_WCTR 0x106014 #define I8042_CMD_CTL_TEST 0x01aa16 #define I8042_CMD_KBD_DISABLE 0x00ad17 #define I8042_CMD_KBD_ENABLE 0x00ae18 #define I8042_CMD_KBD_TEST 0x01ab19 #define I8042_CMD_KBD_LOOP 0x11d221 #define I8042_CMD_AUX_DISABLE 0x00a722 #define I8042_CMD_AUX_ENABLE 0x00a823 #define I8042_CMD_AUX_TEST 0x01a9[all …]
19 #define RK3288_REG_CFG_DONE 0x000020 #define RK3288_VERSION_INFO 0x000421 #define RK3288_SYS_CTRL 0x000822 #define RK3288_SYS_CTRL1 0x000c23 #define RK3288_DSP_CTRL0 0x001024 #define RK3288_DSP_CTRL1 0x001425 #define RK3288_DSP_BG 0x001826 #define RK3288_MCU_CTRL 0x001c27 #define RK3288_INTR_CTRL0 0x002028 #define RK3288_INTR_CTRL1 0x0024[all …]
31 const: 055 reg = <0xe0200000 0x100>;61 reg = <0x00a8 0x10>;63 #phy-cells = <0>;70 reg = <0x20290000 0x54>;73 #phy-cells = <0>;
16 #define I8042_CMD_CTL_RCTR 0x012017 #define I8042_CMD_CTL_WCTR 0x106018 #define I8042_CMD_CTL_TEST 0x01aa20 #define I8042_CMD_KBD_DISABLE 0x00ad21 #define I8042_CMD_KBD_ENABLE 0x00ae22 #define I8042_CMD_KBD_TEST 0x01ab23 #define I8042_CMD_KBD_LOOP 0x11d225 #define I8042_CMD_AUX_DISABLE 0x00a726 #define I8042_CMD_AUX_ENABLE 0x00a827 #define I8042_CMD_AUX_TEST 0x01a9[all …]
21 __u8 pad_0x0000[0x0014-0x0000]; /* 0x0000 */22 __u32 ipl_parmblock_ptr; /* 0x0014 */23 __u8 pad_0x0018[0x0080-0x0018]; /* 0x0018 */24 __u32 ext_params; /* 0x0080 */25 __u16 ext_cpu_addr; /* 0x0084 */26 __u16 ext_int_code; /* 0x0086 */27 __u16 svc_ilc; /* 0x0088 */28 __u16 svc_code; /* 0x008a */29 __u16 pgm_ilc; /* 0x008c */30 __u16 pgm_code; /* 0x008e */[all …]