Home
last modified time | relevance | path

Searched +full:0 +full:x4 (Results 1 – 25 of 1080) sorted by relevance

12345678910>>...44

/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dimx53-kp-ddc.dts16 pwms = <&pwm2 0 50000>;
18 brightness-levels = <0 24 28 32 36
28 #size-cells = <0>;
31 pinctrl-0 = <&pinctrl_disp>;
33 port@0 {
34 reg = <0>;
78 reg = <0x48>;
80 #size-cells = <0>;
97 reg = <0x21>;
108 MX53_PAD_EIM_A16__IPU_DI1_DISP_CLK 0x4
[all …]
Dimx6sl-pinfunc.h17 #define MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT 0x04c 0x2a4 0x000 0x0 0x0
18 #define MX6SL_PAD_AUD_MCLK__PWM4_OUT 0x04c 0x2a4 0x000 0x1 0x0
19 #define MX6SL_PAD_AUD_MCLK__ECSPI3_RDY 0x04c 0x2a4 0x6b4 0x2 0x0
20 #define MX6SL_PAD_AUD_MCLK__FEC_MDC 0x04c 0x2a4 0x000 0x3 0x0
21 #define MX6SL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB 0x04c 0x2a4 0x000 0x4 0x0
22 #define MX6SL_PAD_AUD_MCLK__GPIO1_IO06 0x04c 0x2a4 0x000 0x5 0x0
23 #define MX6SL_PAD_AUD_MCLK__SPDIF_EXT_CLK 0x04c 0x2a4 0x7f4 0x6 0x0
24 #define MX6SL_PAD_AUD_RXC__AUD3_RXC 0x050 0x2a8 0x000 0x0 0x0
25 #define MX6SL_PAD_AUD_RXC__I2C1_SDA 0x050 0x2a8 0x720 0x1 0x0
26 #define MX6SL_PAD_AUD_RXC__UART3_TX_DATA 0x050 0x2a8 0x000 0x2 0x0
[all …]
Dimx7d-pinfunc.h18 #define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0
19 #define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0
20 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0
21 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0
22 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0
23 #define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0
24 #define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0
25 #define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0
26 #define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0
27 #define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx53-kp-ddc.dts16 pwms = <&pwm2 0 50000>;
18 brightness-levels = <0 24 28 32 36
28 #size-cells = <0>;
31 pinctrl-0 = <&pinctrl_disp>;
33 port@0 {
34 reg = <0>;
78 reg = <0x48>;
80 #size-cells = <0>;
97 reg = <0x21>;
108 MX53_PAD_EIM_A16__IPU_DI1_DISP_CLK 0x4
[all …]
Dimx6sl-pinfunc.h13 #define MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT 0x04c 0x2a4 0x000 0x0 0x0
14 #define MX6SL_PAD_AUD_MCLK__PWM4_OUT 0x04c 0x2a4 0x000 0x1 0x0
15 #define MX6SL_PAD_AUD_MCLK__ECSPI3_RDY 0x04c 0x2a4 0x6b4 0x2 0x0
16 #define MX6SL_PAD_AUD_MCLK__FEC_MDC 0x04c 0x2a4 0x000 0x3 0x0
17 #define MX6SL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB 0x04c 0x2a4 0x000 0x4 0x0
18 #define MX6SL_PAD_AUD_MCLK__GPIO1_IO06 0x04c 0x2a4 0x000 0x5 0x0
19 #define MX6SL_PAD_AUD_MCLK__SPDIF_EXT_CLK 0x04c 0x2a4 0x7f4 0x6 0x0
20 #define MX6SL_PAD_AUD_RXC__AUD3_RXC 0x050 0x2a8 0x000 0x0 0x0
21 #define MX6SL_PAD_AUD_RXC__I2C1_SDA 0x050 0x2a8 0x720 0x1 0x0
22 #define MX6SL_PAD_AUD_RXC__UART3_TX_DATA 0x050 0x2a8 0x000 0x2 0x0
[all …]
Dspear13xx.dtsi15 #size-cells = <0>;
17 cpu@0 {
20 reg = <0>;
36 reg = < 0xec801000 0x1000 >,
37 < 0xec800100 0x0100 >;
42 interrupts = <0 6 0x04
43 0 7 0x04>;
48 reg = <0xed000000 0x1000>;
56 reg = <0 0x40000000>;
79 ranges = <0x50000000 0x50000000 0x10000000
[all …]
Dimx7d-pinfunc.h14 #define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 0x0000 0x0030 0x0000 0x0 0x0
15 #define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT 0x0000 0x0030 0x0000 0x1 0x0
16 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY 0x0000 0x0030 0x0000 0x2 0x0
17 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B 0x0000 0x0030 0x0000 0x3 0x0
18 #define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB 0x0000 0x0030 0x0000 0x4 0x0
19 #define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 0x0004 0x0034 0x0000 0x0 0x0
20 #define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT 0x0004 0x0034 0x0000 0x1 0x0
21 #define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 0x0004 0x0034 0x0000 0x2 0x0
22 #define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK 0x0004 0x0034 0x0000 0x3 0x0
23 #define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT 0x0004 0x0034 0x0000 0x4 0x0
[all …]
/kernel/linux/linux-5.10/arch/x86/crypto/
Dserpent-avx2-asm_64.S21 .byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
26 .byte 0x87, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0
31 .byte 0x0e, 1, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0
61 #define S0_1(x0, x1, x2, x3, x4) \ argument
64 vpxor x2, x3, x4; \
65 vpxor RNOT, x4, x4; \
68 vpxor x4, x1, x1; \
70 #define S0_2(x0, x1, x2, x3, x4) \ argument
72 vpor x0, x4, x4; \
77 vpxor x4, x2, x2; \
[all …]
Dserpent-avx-x86_64-asm_64.S20 .byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
24 .byte 0x87, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0
55 #define S0_1(x0, x1, x2, x3, x4) \ argument
58 vpxor x2, x3, x4; \
59 vpxor RNOT, x4, x4; \
62 vpxor x4, x1, x1; \
64 #define S0_2(x0, x1, x2, x3, x4) \ argument
66 vpor x0, x4, x4; \
71 vpxor x4, x2, x2; \
74 #define S1_1(x0, x1, x2, x3, x4) \ argument
[all …]
Dserpent-sse2-i586-asm_32.S40 pshufd $0, t, t;
42 #define K(x0, x1, x2, x3, x4, i) \ argument
43 get_key(i, 0, x4); \
46 pxor x4, x0; \
49 get_key(i, 3, x4); \
50 pxor x4, x3;
52 #define LK(x0, x1, x2, x3, x4, i) \ argument
53 movdqa x0, x4; \
55 psrld $(32 - 13), x4; \
56 por x4, x0; \
[all …]
Dserpent-sse2-x86_64-asm_64.S41 #define S0_1(x0, x1, x2, x3, x4) \ argument
42 movdqa x3, x4; \
44 pxor x4, x0; \
45 pxor x2, x4; \
46 pxor RNOT, x4; \
49 pxor x4, x1; \
51 #define S0_2(x0, x1, x2, x3, x4) \ argument
53 por x0, x4; \
58 pxor x4, x2; \
61 #define S1_1(x0, x1, x2, x3, x4) \ argument
[all …]
/kernel/linux/linux-4.19/arch/x86/crypto/
Dserpent-avx2-asm_64.S26 .byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
31 .byte 0x87, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0
36 .byte 0x0e, 1, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0
66 #define S0_1(x0, x1, x2, x3, x4) \ argument
69 vpxor x2, x3, x4; \
70 vpxor RNOT, x4, x4; \
73 vpxor x4, x1, x1; \
75 #define S0_2(x0, x1, x2, x3, x4) \ argument
77 vpor x0, x4, x4; \
82 vpxor x4, x2, x2; \
[all …]
Dserpent-avx-x86_64-asm_64.S35 .byte 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0
39 .byte 0x87, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0
70 #define S0_1(x0, x1, x2, x3, x4) \ argument
73 vpxor x2, x3, x4; \
74 vpxor RNOT, x4, x4; \
77 vpxor x4, x1, x1; \
79 #define S0_2(x0, x1, x2, x3, x4) \ argument
81 vpor x0, x4, x4; \
86 vpxor x4, x2, x2; \
89 #define S1_1(x0, x1, x2, x3, x4) \ argument
[all …]
Dserpent-sse2-i586-asm_32.S55 pshufd $0, t, t;
57 #define K(x0, x1, x2, x3, x4, i) \ argument
58 get_key(i, 0, x4); \
61 pxor x4, x0; \
64 get_key(i, 3, x4); \
65 pxor x4, x3;
67 #define LK(x0, x1, x2, x3, x4, i) \ argument
68 movdqa x0, x4; \
70 psrld $(32 - 13), x4; \
71 por x4, x0; \
[all …]
Dserpent-sse2-x86_64-asm_64.S56 #define S0_1(x0, x1, x2, x3, x4) \ argument
57 movdqa x3, x4; \
59 pxor x4, x0; \
60 pxor x2, x4; \
61 pxor RNOT, x4; \
64 pxor x4, x1; \
66 #define S0_2(x0, x1, x2, x3, x4) \ argument
68 por x0, x4; \
73 pxor x4, x2; \
76 #define S1_1(x0, x1, x2, x3, x4) \ argument
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/
Dimx8mp-pinfunc.h13 #define MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00 0x014 0x274 0x000 0x0 0x0
14 #define MX8MP_IOMUXC_GPIO1_IO00__CCM_ENET_PHY_REF_CLK_ROOT 0x014 0x274 0x000 0x1 0x0
15 #define MX8MP_IOMUXC_GPIO1_IO00__ISP_FL_TRIG_0 0x014 0x274 0x5D4 0x3 0x0
16 #define MX8MP_IOMUXC_GPIO1_IO00__CCM_EXT_CLK1 0x014 0x274 0x000 0x6 0x0
17 #define MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01 0x018 0x278 0x000 0x0 0x0
18 #define MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT 0x018 0x278 0x000 0x1 0x0
19 #define MX8MP_IOMUXC_GPIO1_IO01__ISP_SHUTTER_TRIG_0 0x018 0x278 0x5DC 0x3 0x0
20 #define MX8MP_IOMUXC_GPIO1_IO01__CCM_EXT_CLK2 0x018 0x278 0x000 0x6 0x0
21 #define MX8MP_IOMUXC_GPIO1_IO02__GPIO1_IO02 0x01C 0x27C 0x000 0x0 0x0
22 #define MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0x01C 0x27C 0x000 0x1 0x0
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/pci/
Dxgene-pci-msi.txt8 - reg: physical base address (0x79000000) and length (0x900000) for controller
13 interrupt number 0x10 to 0x1f.
27 reg = <0x00 0x79000000 0x0 0x900000>;
28 interrupts = <0x0 0x10 0x4>
29 <0x0 0x11 0x4>
30 <0x0 0x12 0x4>
31 <0x0 0x13 0x4>
32 <0x0 0x14 0x4>
33 <0x0 0x15 0x4>
34 <0x0 0x16 0x4>
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pci/
Dxgene-pci-msi.txt8 - reg: physical base address (0x79000000) and length (0x900000) for controller
13 interrupt number 0x10 to 0x1f.
27 reg = <0x00 0x79000000 0x0 0x900000>;
28 interrupts = <0x0 0x10 0x4>
29 <0x0 0x11 0x4>
30 <0x0 0x12 0x4>
31 <0x0 0x13 0x4>
32 <0x0 0x14 0x4>
33 <0x0 0x15 0x4>
34 <0x0 0x16 0x4>
[all …]
/kernel/linux/linux-5.10/crypto/
Dserpent_generic.c27 #define PHI 0x9e3779b9UL
43 x1 ^= k[4*(i)+1]; x0 ^= k[4*(i)+0]; \
46 #define LK(x0, x1, x2, x3, x4, i) ({ \ argument
48 x2 = rol32(x2, 3); x1 ^= x0; x4 = x0 << 3; \
50 x1 = rol32(x1, 1); x3 ^= x4; \
51 x3 = rol32(x3, 7); x4 = x1; \
52 x0 ^= x1; x4 <<= 7; x2 ^= x3; \
53 x0 ^= x3; x2 ^= x4; x3 ^= k[4*i+3]; \
55 x0 ^= k[4*i+0]; x2 ^= k[4*i+2]; \
58 #define KL(x0, x1, x2, x3, x4, i) ({ \ argument
[all …]
/kernel/linux/linux-4.19/crypto/
Dserpent_generic.c31 #define PHI 0x9e3779b9UL
47 x1 ^= k[4*(i)+1]; x0 ^= k[4*(i)+0]; \
50 #define LK(x0, x1, x2, x3, x4, i) ({ \ argument
52 x2 = rol32(x2, 3); x1 ^= x0; x4 = x0 << 3; \
54 x1 = rol32(x1, 1); x3 ^= x4; \
55 x3 = rol32(x3, 7); x4 = x1; \
56 x0 ^= x1; x4 <<= 7; x2 ^= x3; \
57 x0 ^= x3; x2 ^= x4; x3 ^= k[4*i+3]; \
59 x0 ^= k[4*i+0]; x2 ^= k[4*i+2]; \
62 #define KL(x0, x1, x2, x3, x4, i) ({ \ argument
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_4_1_sh_mask.h27 #define MM_INDEX__MM_OFFSET_MASK 0x7fffffff
28 #define MM_INDEX__MM_OFFSET__SHIFT 0x0
29 #define MM_INDEX__MM_APER_MASK 0x80000000
30 #define MM_INDEX__MM_APER__SHIFT 0x1f
31 #define MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffff
32 #define MM_INDEX_HI__MM_OFFSET_HI__SHIFT 0x0
33 #define MM_DATA__MM_DATA_MASK 0xffffffff
34 #define MM_DATA__MM_DATA__SHIFT 0x0
35 #define CC_BIF_BX_FUSESTRAP0__STRAP_BIF_PX_CAPABLE_MASK 0x2
36 #define CC_BIF_BX_FUSESTRAP0__STRAP_BIF_PX_CAPABLE__SHIFT 0x1
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_4_1_sh_mask.h27 #define MM_INDEX__MM_OFFSET_MASK 0x7fffffff
28 #define MM_INDEX__MM_OFFSET__SHIFT 0x0
29 #define MM_INDEX__MM_APER_MASK 0x80000000
30 #define MM_INDEX__MM_APER__SHIFT 0x1f
31 #define MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffff
32 #define MM_INDEX_HI__MM_OFFSET_HI__SHIFT 0x0
33 #define MM_DATA__MM_DATA_MASK 0xffffffff
34 #define MM_DATA__MM_DATA__SHIFT 0x0
35 #define BUS_CNTL__BIOS_ROM_WRT_EN_MASK 0x1
36 #define BUS_CNTL__BIOS_ROM_WRT_EN__SHIFT 0x0
[all …]
/kernel/linux/linux-4.19/drivers/pinctrl/mvebu/
Dpinctrl-armada-xp.c35 V_MV78230 = BIT(0),
47 MPP_MODE(0,
48 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_MV78230_PLUS),
49 MPP_VAR_FUNCTION(0x1, "ge0", "txclkout", V_MV78230_PLUS),
50 MPP_VAR_FUNCTION(0x4, "lcd", "d0", V_MV78230_PLUS)),
52 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_MV78230_PLUS),
53 MPP_VAR_FUNCTION(0x1, "ge0", "txd0", V_MV78230_PLUS),
54 MPP_VAR_FUNCTION(0x4, "lcd", "d1", V_MV78230_PLUS)),
56 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_MV78230_PLUS),
57 MPP_VAR_FUNCTION(0x1, "ge0", "txd1", V_MV78230_PLUS),
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/mvebu/
Dpinctrl-armada-xp.c31 V_MV78230 = BIT(0),
43 MPP_MODE(0,
44 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_MV78230_PLUS),
45 MPP_VAR_FUNCTION(0x1, "ge0", "txclkout", V_MV78230_PLUS),
46 MPP_VAR_FUNCTION(0x4, "lcd", "d0", V_MV78230_PLUS)),
48 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_MV78230_PLUS),
49 MPP_VAR_FUNCTION(0x1, "ge0", "txd0", V_MV78230_PLUS),
50 MPP_VAR_FUNCTION(0x4, "lcd", "d1", V_MV78230_PLUS)),
52 MPP_VAR_FUNCTION(0x0, "gpio", NULL, V_MV78230_PLUS),
53 MPP_VAR_FUNCTION(0x1, "ge0", "txd1", V_MV78230_PLUS),
[all …]
/kernel/linux/linux-5.10/sound/soc/codecs/
Dtscs454.h9 #define VIRT_BASE 0x00
10 #define PAGE_LEN 0x100
15 #define R_PAGESEL 0x0
16 #define R_RESET VIRT_ADDR(0x0, 0x1)
17 #define R_IRQEN VIRT_ADDR(0x0, 0x2)
18 #define R_IRQMASK VIRT_ADDR(0x0, 0x3)
19 #define R_IRQSTAT VIRT_ADDR(0x0, 0x4)
20 #define R_DEVADD0 VIRT_ADDR(0x0, 0x6)
21 #define R_DEVID VIRT_ADDR(0x0, 0x8)
22 #define R_DEVREV VIRT_ADDR(0x0, 0x9)
[all …]

12345678910>>...44