Home
last modified time | relevance | path

Searched +full:0 +full:x46000000 (Results 1 – 25 of 33) sorted by relevance

12

/kernel/linux/linux-4.19/arch/arm64/boot/dts/ti/
Dk3-am65.dtsi51 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
52 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */
53 <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>, /* serdes */
54 <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>, /* Most peripherals */
55 <0x00 0x30800000 0x00 0x30800000 0x00 0x0bc00000>, /* MAIN NAVSS */
57 <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
58 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
59 <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
60 <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
61 <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/ti/
Dk3-am65.dtsi68 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
69 <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>, /* GPIO */
70 <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>, /* serdes */
71 <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>, /* Most peripherals */
72 <0x00 0x30800000 0x00 0x30800000 0x00 0x0bc00000>, /* MAIN NAVSS */
73 <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>, /* MSMC SRAM */
74 <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>, /* PCIe DAT */
76 <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
77 <0x00 0x40200000 0x00 0x40200000 0x00 0x00900100>,
78 <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>, /* CTRL_MMR0 */
[all …]
Dk3-j7200.dtsi39 #size-cells = <0>;
53 cpu0: cpu@0 {
55 reg = <0x000>;
58 i-cache-size = <0xc000>;
61 d-cache-size = <0x8000>;
69 reg = <0x001>;
72 i-cache-size = <0xc000>;
75 d-cache-size = <0x8000>;
85 cache-size = <0x100000>;
125 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
[all …]
Dk3-j721e.dtsi40 #size-cells = <0>;
54 cpu0: cpu@0 {
56 reg = <0x000>;
59 i-cache-size = <0xC000>;
62 d-cache-size = <0x8000>;
70 reg = <0x001>;
73 i-cache-size = <0xC000>;
76 d-cache-size = <0x8000>;
86 cache-size = <0x100000>;
127 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
[all …]
Dk3-j7200-mcu-wakeup.dtsi19 reg = <0x00 0x44083000 0x00 0x1000>;
39 reg = <0x00 0x40f00000 0x00 0x20000>;
42 ranges = <0x00 0x00 0x40f00000 0x20000>;
46 reg = <0x4040 0x4>;
53 reg = <0x00 0x43000014 0x00 0x4>;
58 /* Proxy 0 addressing */
59 reg = <0x00 0x4301c000 0x00 0x178>;
62 pinctrl-single,function-mask = <0xffffffff>;
67 reg = <0x00 0x41c00000 0x00 0x100000>;
68 ranges = <0x00 0x00 0x41c00000 0x100000>;
[all …]
Dk3-am65-mcu.dtsi11 reg = <0x0 0x40f00000 0x0 0x20000>;
14 ranges = <0x0 0x0 0x40f00000 0x20000>;
18 reg = <0x4040 0x4>;
25 reg = <0x00 0x40a00000 0x00 0x100>;
36 reg = <0x00 0x41c00000 0x00 0x80000>;
37 ranges = <0x0 0x00 0x41c00000 0x80000>;
44 reg = <0x0 0x40b00000 0x0 0x100>;
47 #size-cells = <0>;
55 reg = <0x0 0x40300000 0x0 0x400>;
60 #size-cells = <0>;
[all …]
Dk3-j721e-mcu-wakeup.dtsi19 reg = <0x00 0x44083000 0x0 0x1000>;
39 reg = <0x0 0x40f00000 0x0 0x20000>;
42 ranges = <0x0 0x0 0x40f00000 0x20000>;
46 reg = <0x4040 0x4>;
53 reg = <0x0 0x43000014 0x0 0x4>;
58 /* Proxy 0 addressing */
59 reg = <0x00 0x4301c000 0x00 0x178>;
62 pinctrl-single,function-mask = <0xffffffff>;
67 reg = <0x00 0x41c00000 0x00 0x100000>;
68 ranges = <0x0 0x00 0x41c00000 0x100000>;
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/bus/
Duniphier-system-bus.txt24 defined. Some SoCs can use 0x00000000-0x0fffffff and 0x40000000-0x4fffffff,
25 while other SoCs can only use 0x40000000-0x4fffffff. There might be additional
30 bank 0 to 0x42000000-0x43ffffff, bank 5 to 0x46000000-0x46ffffff
32 bank 0 to 0x48000000-0x49ffffff, bank 5 to 0x44000000-0x44ffffff
41 reg = <0x58c00000 0x400>;
44 ranges = <1 0x00000000 0x42000000 0x02000000
45 5 0x00000000 0x46000000 0x01000000>;
49 reg = <1 0x01f00000 0x1000>;
50 interrupts = <0 48 4>
56 reg = <5 0x00200000 0x20>;
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/bus/
Dsocionext,uniphier-system-bus.yaml45 implementation defined. Some SoCs can use 0x00000000-0x0fffffff and
46 0x40000000-0x4fffffff, while other SoCs only 0x40000000-0x4fffffff.
53 bank 0 to 0x42000000-0x43ffffff, bank 5 to 0x46000000-0x46ffffff
55 bank 0 to 0x48000000-0x49ffffff, bank 5 to 0x44000000-0x44ffffff
61 "^.*@[1-5],[1-9a-f][0-9a-f]+$":
77 // - the Ethernet device is connected at the offset 0x01f00000 of CS1 and
78 // mapped to 0x43f00000 of the parent bus.
79 // - the UART device is connected at the offset 0x00200000 of CS5 and
80 // mapped to 0x46200000 of the parent bus.
84 reg = <0x58c00000 0x400>;
[all …]
/kernel/linux/linux-5.10/arch/nds32/include/asm/
Dftrace.h23 #define INSN_NOP 0x09000040
24 #define INSN_SIZE(insn) (((insn & 0x00000080) == 0) ? 4 : 2)
25 #define IS_SETHI(insn) ((insn & 0x000000fe) == 0x00000046)
28 #define INSN_NOP 0x40000009
29 #define INSN_SIZE(insn) (((insn & 0x80000000) == 0) ? 4 : 2)
30 #define IS_SETHI(insn) ((insn & 0xfe000000) == 0x46000000)
/kernel/linux/linux-4.19/arch/nds32/include/asm/
Dftrace.h23 #define INSN_NOP 0x09000040
24 #define INSN_SIZE(insn) (((insn & 0x00000080) == 0) ? 4 : 2)
25 #define IS_SETHI(insn) ((insn & 0x000000fe) == 0x00000046)
28 #define INSN_NOP 0x40000009
29 #define INSN_SIZE(insn) (((insn & 0x80000000) == 0) ? 4 : 2)
30 #define IS_SETHI(insn) ((insn & 0xfe000000) == 0x46000000)
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dti,k3-am654-cpsw-nuss.yaml22 an internal Communications Port Programming Interface (CPPI5) (Host port 0).
23 Host Port 0 CPPI Packet Streaming Interface interface supports 8 TX channels
30 Support for Audio/Video Bridging (P802.1Qav/D6.0)
34 IEEE P902.3br/D2.0 Interspersing Express Traffic
99 const: 0
139 "^mdio@[0-9a-f]+$":
146 "^cpts@[0-9a-f]+":
183 reg = <0x0 0x46000000 0x0 0x200000>;
185 ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>;
191 pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>;
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/ata/
Dcortina,gemini-sata-bridge.txt17 the ATA controller and SATA bridges. Values 0..3:
18 Mode 0: ata0 master <-> sata0
45 reg = <0x46000000 0x100>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/ata/
Dcortina,gemini-sata-bridge.txt17 the ATA controller and SATA bridges. Values 0..3:
18 Mode 0: ata0 master <-> sata0
45 reg = <0x46000000 0x100>;
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Datlas7-evb.dts25 reg = <0x40000000 0x20000000>;
35 reg = <0x5e800000 0x800000>;
39 reg = <0x46000000 0x200000>;
55 spiflash: macronix@0{
58 reg = <0>;
64 partitions@0 {
66 reg = <0x0 0x800000>;
85 display0: display@0 {
87 source = "lvds.0";
89 bl-gpios = <&gpio_1 63 0>;
[all …]
Dam33xx-l4.dtsi1 &l4_wkup { /* 0x44c00000 */
3 reg = <0x44c00000 0x800>,
4 <0x44c00800 0x800>,
5 <0x44c01000 0x400>,
6 <0x44c01400 0x400>;
10 ranges = <0x00000000 0x44c00000 0x100000>, /* segment 0 */
11 <0x00100000 0x44d00000 0x100000>, /* segment 1 */
12 <0x00200000 0x44e00000 0x100000>; /* segment 2 */
14 segment@0 { /* 0x44c00000 */
18 ranges = <0x00000000 0x00000000 0x000800>, /* ap 0 */
[all …]
Dam437x-l4.dtsi1 &l4_wkup { /* 0x44c00000 */
3 reg = <0x44c00000 0x800>,
4 <0x44c00800 0x800>,
5 <0x44c01000 0x400>,
6 <0x44c01400 0x400>;
10 ranges = <0x00000000 0x44c00000 0x100000>, /* segment 0 */
11 <0x00100000 0x44d00000 0x100000>, /* segment 1 */
12 <0x00200000 0x44e00000 0x100000>; /* segment 2 */
14 segment@0 { /* 0x44c00000 */
18 ranges = <0x00000000 0x00000000 0x000800>, /* ap 0 */
[all …]
Dgemini.dtsi23 pinctrl-0 = <&pflash_default_pins>;
33 reg = <0x40000000 0x1000>;
41 offset = <0x0c>;
43 mask = <0xC0000000>;
51 pinctrl-0 = <&dram_default_pins>, <&system_default_pins>,
161 reg = <0x41000000 0x1000>;
170 reg = <0x42000000 0x100>;
175 pinctrl-0 = <&uart_default_pins>;
181 reg = <0x43000000 0x1000>;
195 reg = <0x45000000 0x100>;
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Datlas7-evb.dts26 reg = <0x40000000 0x20000000>;
36 reg = <0x5e800000 0x800000>;
40 reg = <0x46000000 0x200000>;
56 spiflash: macronix@0{
59 reg = <0>;
65 partitions@0 {
67 reg = <0x0 0x800000>;
86 display0: display@0 {
88 source = "lvds.0";
90 bl-gpios = <&gpio_1 63 0>;
[all …]
Dgemini.dtsi23 pinctrl-0 = <&pflash_default_pins>;
33 reg = <0x40000000 0x1000>;
41 offset = <0x0c>;
43 mask = <0xC0000000>;
51 pinctrl-0 = <&dram_default_pins>, <&system_default_pins>,
161 reg = <0x41000000 0x1000>;
170 reg = <0x42000000 0x100>;
175 pinctrl-0 = <&uart_default_pins>;
181 reg = <0x43000000 0x1000>;
195 reg = <0x45000000 0x100>;
[all …]
/kernel/linux/linux-4.19/arch/nds32/kernel/
Dftrace.c23 unsigned long ip = (unsigned long)__builtin_return_address(0); in _mcount()
61 * first arg : __builtin_return_address(0) - MCOUNT_INSN_SIZE in _ftrace_caller()
65 "move $r1, %0 \n\t" in _ftrace_caller()
68 : "r" (parent_ip), "r" (__builtin_return_address(0))); in _ftrace_caller()
90 return 0; in ftrace_dyn_arch_init()
96 return 0; in ftrace_arch_code_modify_prepare()
102 return 0; in ftrace_arch_code_modify_post_process()
107 unsigned long opcode = 0x46000000; in gen_sethi_insn()
109 unsigned long rt_num = 0xf << 20; in gen_sethi_insn()
116 unsigned long opcode = 0x58000000; in gen_ori_insn()
[all …]
/kernel/linux/linux-5.10/arch/nds32/kernel/
Dftrace.c22 unsigned long ip = (unsigned long)__builtin_return_address(0); in _mcount()
60 * first arg : __builtin_return_address(0) - MCOUNT_INSN_SIZE in _ftrace_caller()
64 "move $r1, %0 \n\t" in _ftrace_caller()
67 : "r" (parent_ip), "r" (__builtin_return_address(0))); in _ftrace_caller()
89 return 0; in ftrace_dyn_arch_init()
94 unsigned long opcode = 0x46000000; in gen_sethi_insn()
96 unsigned long rt_num = 0xf << 20; in gen_sethi_insn()
103 unsigned long opcode = 0x58000000; in gen_ori_insn()
104 unsigned long imm = addr & 0x0000fff; in gen_ori_insn()
105 unsigned long rt_num = 0xf << 20; in gen_ori_insn()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/
Dti-edma.txt25 <&tptc_phandle TC_priority_number>. The highest priority is 0.
86 reg = <0x49000000 0x10000>;
93 ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 7>, <&edma_tptc2 0>;
100 dma-channel-mask = <0xffffffff /* Channel 0-31 */
101 0xffffe007>; /* Channel 32-63 */
107 reg = <0x49800000 0x100000>;
115 reg = <0x49900000 0x100000>;
123 reg = <0x49a00000 0x100000>;
131 reg = <0x53100000 0x200>;
134 dmas = <&edma 36 0>;
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/dma/
Dti-edma.txt25 <&tptc_phandle TC_priority_number>. The highest priority is 0.
81 reg = <0x49000000 0x10000>;
88 ti,tptcs = <&edma_tptc0 7>, <&edma_tptc1 7>, <&edma_tptc2 0>;
99 reg = <0x49800000 0x100000>;
107 reg = <0x49900000 0x100000>;
115 reg = <0x49a00000 0x100000>;
123 reg = <0x53100000 0x200>;
126 dmas = <&edma 36 0>;
133 reg = <0x48038000 0x2000>,
134 <0x46000000 0x400000>;
[all …]
/kernel/linux/linux-4.19/arch/parisc/kernel/
Dperf_images.h40 0x4c00c000, 0x00000000, 0x00060000, 0x00000000,
41 0xe0e0e0e0, 0x004e0004, 0x07ffffff, 0xffc01380,
42 0x0101ffff, 0xfffff104, 0xe000c07f, 0xfffffffc,
43 0x01380010, 0x1fffffff, 0xff000000, 0x00000000,
44 0x00000fff, 0xff00000f, 0xffff0000, 0x0fffff00,
45 0x000fffff, 0x00000000, 0x00000000, 0x00ffffff,
46 0xfffff000, 0x0000000f, 0xffffffff, 0xff000000,
47 0x0000ffff, 0xfffffff0, 0x00000000, 0x0fffffff,
48 0xffff0000, 0x00000000, 0x6fffffff, 0xffffffff,
49 0xfff55fff, 0xffffffff, 0xffffffff, 0xf0000000,
[all …]

12