Searched +full:0 +full:x48000000 (Results 1 – 25 of 166) sorted by relevance
1234567
| /kernel/linux/linux-5.10/arch/arm/mach-omap2/ |
| D | omap54xx.h | 17 #define L4_54XX_BASE 0x4a000000 18 #define L4_WK_54XX_BASE 0x4ae00000 19 #define L4_PER_54XX_BASE 0x48000000 20 #define L3_54XX_BASE 0x44000000 21 #define OMAP54XX_32KSYNCT_BASE 0x4ae04000 22 #define OMAP54XX_CM_CORE_AON_BASE 0x4a004000 23 #define OMAP54XX_CM_CORE_BASE 0x4a008000 24 #define OMAP54XX_PRM_BASE 0x4ae06000 25 #define OMAP54XX_PRCM_MPU_BASE 0x48243000 26 #define OMAP54XX_SCM_BASE 0x4a002000 [all …]
|
| D | iomap.h | 33 #define OMAP2_L3_IO_OFFSET 0x90000000 36 #define OMAP2_L4_IO_OFFSET 0xb2000000 39 #define OMAP4_L3_IO_OFFSET 0xb4000000 42 #define AM33XX_L4_WK_IO_OFFSET 0xb5000000 45 #define OMAP4_L3_PER_IO_OFFSET 0xb1100000 48 #define OMAP2_EMU_IO_OFFSET 0xaa800000 /* Emulation */ 58 #define L3_24XX_PHYS L3_24XX_BASE /* 0x68000000 --> 0xf8000000*/ 61 #define L4_24XX_PHYS L4_24XX_BASE /* 0x48000000 --> 0xfa000000 */ 65 #define L4_WK_243X_PHYS L4_WK_243X_BASE /* 0x49000000 --> 0xfb000000 */ 70 /* 0x6e000000 --> 0xfe000000 */ [all …]
|
| D | am33xx.h | 19 #define L4_SLOW_AM33XX_BASE 0x48000000 21 #define AM33XX_SCM_BASE 0x44E10000 23 #define AM33XX_PRCM_BASE 0x44E00000 24 #define AM43XX_PRCM_BASE 0x44DF0000 25 #define AM33XX_TAP_BASE (AM33XX_CTRL_BASE + 0x3FC)
|
| D | ti81xx.h | 19 #define L4_SLOW_TI81XX_BASE 0x48000000 21 #define TI81XX_SCM_BASE 0x48140000 23 #define TI81XX_PRCM_BASE 0x48180000 27 * TI81XX register for checking device ID (it adds 0x204 to tap base while 28 * TI81XX DEVICE ID register is at offset 0x600 from control base). 31 TI81XX_CONTROL_DEVICE_ID - 0x204) 34 #define TI81XX_ARM_INTC_BASE 0x48200000
|
| /kernel/linux/linux-4.19/arch/arm/mach-omap2/ |
| D | omap54xx.h | 20 #define L4_54XX_BASE 0x4a000000 21 #define L4_WK_54XX_BASE 0x4ae00000 22 #define L4_PER_54XX_BASE 0x48000000 23 #define L3_54XX_BASE 0x44000000 24 #define OMAP54XX_32KSYNCT_BASE 0x4ae04000 25 #define OMAP54XX_CM_CORE_AON_BASE 0x4a004000 26 #define OMAP54XX_CM_CORE_BASE 0x4a008000 27 #define OMAP54XX_PRM_BASE 0x4ae06000 28 #define OMAP54XX_PRCM_MPU_BASE 0x48243000 29 #define OMAP54XX_SCM_BASE 0x4a002000 [all …]
|
| D | iomap.h | 33 #define OMAP2_L3_IO_OFFSET 0x90000000 36 #define OMAP2_L4_IO_OFFSET 0xb2000000 39 #define OMAP4_L3_IO_OFFSET 0xb4000000 42 #define AM33XX_L4_WK_IO_OFFSET 0xb5000000 45 #define OMAP4_L3_PER_IO_OFFSET 0xb1100000 48 #define OMAP2_EMU_IO_OFFSET 0xaa800000 /* Emulation */ 58 #define L3_24XX_PHYS L3_24XX_BASE /* 0x68000000 --> 0xf8000000*/ 61 #define L4_24XX_PHYS L4_24XX_BASE /* 0x48000000 --> 0xfa000000 */ 65 #define L4_WK_243X_PHYS L4_WK_243X_BASE /* 0x49000000 --> 0xfb000000 */ 70 /* 0x6e000000 --> 0xfe000000 */ [all …]
|
| D | am33xx.h | 19 #define L4_SLOW_AM33XX_BASE 0x48000000 21 #define AM33XX_SCM_BASE 0x44E10000 23 #define AM33XX_PRCM_BASE 0x44E00000 24 #define AM43XX_PRCM_BASE 0x44DF0000 25 #define AM33XX_TAP_BASE (AM33XX_CTRL_BASE + 0x3FC)
|
| D | ti81xx.h | 19 #define L4_SLOW_TI81XX_BASE 0x48000000 21 #define TI81XX_SCM_BASE 0x48140000 23 #define TI81XX_PRCM_BASE 0x48180000 27 * TI81XX register for checking device ID (it adds 0x204 to tap base while 28 * TI81XX DEVICE ID register is at offset 0x600 from control base). 31 TI81XX_CONTROL_DEVICE_ID - 0x204) 34 #define TI81XX_ARM_INTC_BASE 0x48200000
|
| /kernel/linux/linux-4.19/Documentation/devicetree/bindings/arm/omap/ |
| D | l4.txt | 27 reg = <0x48000000 0x800>, 28 <0x48000800 0x800>, 29 <0x48001000 0x400>, 30 <0x48001400 0x400>, 31 <0x48001800 0x400>, 32 <0x48001c00 0x400>; 36 ranges = <0 0x48000000 0x100000>;
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/omap/ |
| D | l4.txt | 27 reg = <0x48000000 0x800>, 28 <0x48000800 0x800>, 29 <0x48001000 0x400>, 30 <0x48001400 0x400>, 31 <0x48001800 0x400>, 32 <0x48001c00 0x400>; 36 ranges = <0 0x48000000 0x100000>;
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/renesas/ |
| D | r8a77961-ulcb.dts | 20 reg = <0x0 0x48000000 0x0 0x78000000>; 25 reg = <0x4 0x80000000 0x0 0x80000000>; 30 reg = <0x6 0x00000000 0x1 0x00000000>;
|
| D | r8a77950-ulcb.dts | 20 reg = <0x0 0x48000000 0x0 0x38000000>; 25 reg = <0x5 0x00000000 0x0 0x40000000>; 30 reg = <0x6 0x00000000 0x0 0x40000000>; 35 reg = <0x7 0x00000000 0x0 0x40000000>;
|
| D | r8a779a0-falcon-cpu.dtsi | 17 reg = <0x0 0x48000000 0x0 0x78000000>; 22 reg = <0x5 0x00000000 0x0 0x80000000>; 27 reg = <0x6 0x00000000 0x0 0x80000000>; 32 reg = <0x7 0x00000000 0x0 0x80000000>;
|
| D | r8a77965-ulcb.dts | 20 reg = <0x0 0x48000000 0x0 0x78000000>; 31 clock-names = "du.0", "du.1", "du.3", 32 "dclkin.0", "dclkin.1", "dclkin.3";
|
| D | r8a774e1-hihope-rzg2h.dts | 19 reg = <0x0 0x48000000 0x0 0x78000000>; 24 reg = <0x5 0x00000000 0x0 0x80000000>; 35 clock-names = "du.0", "du.1", "du.3", 36 "dclkin.0", "dclkin.1", "dclkin.3";
|
| D | r8a774a1-hihope-rzg2m-rev2.dts | 19 reg = <0x0 0x48000000 0x0 0x78000000>; 24 reg = <0x6 0x00000000 0x0 0x80000000>; 35 clock-names = "du.0", "du.1", "du.2", 36 "dclkin.0", "dclkin.1", "dclkin.2";
|
| D | r8a774a1-hihope-rzg2m.dts | 19 reg = <0x0 0x48000000 0x0 0x78000000>; 24 reg = <0x6 0x00000000 0x0 0x80000000>; 35 clock-names = "du.0", "du.1", "du.2", 36 "dclkin.0", "dclkin.1", "dclkin.2";
|
| D | r8a77960-ulcb.dts | 20 reg = <0x0 0x48000000 0x0 0x38000000>; 25 reg = <0x6 0x00000000 0x0 0x40000000>; 36 clock-names = "du.0", "du.1", "du.2", 37 "dclkin.0", "dclkin.1", "dclkin.2";
|
| /kernel/linux/linux-4.19/Documentation/devicetree/bindings/interrupt-controller/ |
| D | faraday,ftintc010.txt | 22 reg = <0x48000000 0x1000>;
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/ |
| D | faraday,ftintc010.txt | 22 reg = <0x48000000 0x1000>;
|
| /kernel/linux/linux-4.19/arch/arm64/boot/dts/renesas/ |
| D | r8a7795-es1-h3ulcb.dts | 20 reg = <0x0 0x48000000 0x0 0x38000000>; 25 reg = <0x5 0x00000000 0x0 0x40000000>; 30 reg = <0x6 0x00000000 0x0 0x40000000>; 35 reg = <0x7 0x00000000 0x0 0x40000000>;
|
| D | r8a7796-m3ulcb.dts | 20 reg = <0x0 0x48000000 0x0 0x38000000>; 25 reg = <0x6 0x00000000 0x0 0x40000000>; 37 clock-names = "du.0", "du.1", "du.2", "lvds.0", 38 "dclkin.0", "dclkin.1", "dclkin.2";
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/ |
| D | dma-controller.yaml | 26 reg = <0x48000000 0x1000>; 27 interrupts = <0 12 0x4 28 0 13 0x4 29 0 14 0x4 30 0 15 0x4>; 34 dma-channel-mask = <0xfffe>;
|
| /kernel/linux/linux-4.19/drivers/scsi/ |
| D | 53c700_d.h_shipped | 28 ABSOLUTE Device_ID = 0 ; ID of target for command 29 ABSOLUTE MessageCount = 0 ; Number of bytes in message 30 ABSOLUTE MessageLocation = 0 ; Addr of message 31 ABSOLUTE CommandCount = 0 ; Number of bytes in command 32 ABSOLUTE CommandAddress = 0 ; Addr of Command 33 ABSOLUTE StatusAddress = 0 ; Addr to receive status return 34 ABSOLUTE ReceiveMsgAddress = 0 ; Addr to receive msg 42 ABSOLUTE SGScriptStartAddress = 0 45 ; this: 0xPRS where 48 ABSOLUTE AFTER_SELECTION = 0x100 [all …]
|
| /kernel/linux/linux-5.10/drivers/scsi/ |
| D | 53c700_d.h_shipped | 28 ABSOLUTE Device_ID = 0 ; ID of target for command 29 ABSOLUTE MessageCount = 0 ; Number of bytes in message 30 ABSOLUTE MessageLocation = 0 ; Addr of message 31 ABSOLUTE CommandCount = 0 ; Number of bytes in command 32 ABSOLUTE CommandAddress = 0 ; Addr of Command 33 ABSOLUTE StatusAddress = 0 ; Addr to receive status return 34 ABSOLUTE ReceiveMsgAddress = 0 ; Addr to receive msg 42 ABSOLUTE SGScriptStartAddress = 0 45 ; this: 0xPRS where 48 ABSOLUTE AFTER_SELECTION = 0x100 [all …]
|
1234567