Home
last modified time | relevance | path

Searched full:1250 (Results 1 – 25 of 234) sorted by relevance

12345678910

/kernel/linux/linux-4.19/arch/mips/include/asm/sibyte/
Dsb1250_dma.h67 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
70 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
113 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
117 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
167 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
169 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
174 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
182 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
203 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
206 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
[all …]
Dsb1250_mac.h132 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
134 #endif /* 1250 PASS2 || 112x PASS1 || 1480*/
136 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
138 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
180 #if (SIBYTE_HDR_FEATURE_CHIP(1250) || SIBYTE_HDR_FEATURE_CHIP(112x))
222 #if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)
225 #endif /* up to 1250 PASS1 */
226 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
228 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
233 #if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)
[all …]
Dsb1250_regs.h63 #if SIBYTE_HDR_FEATURE_1250_112x /* This MC only on 1250 & 112x */
104 #endif /* 1250 & 112x */
110 #if SIBYTE_HDR_FEATURE_1250_112x /* This L2C only on 1250/112x */
114 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)
116 #endif /* 1250 PASS3 || 112x PASS1 */
121 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
125 #endif /* 1250 PASS2 || 112x PASS1 */
139 #if SIBYTE_HDR_FEATURE_1250_112x /* This PCI/HT only on 1250/112x */
151 #if SIBYTE_HDR_FEATURE_CHIP(1250)
153 #endif /* 1250 */
[all …]
Dsb1250_int.h80 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
83 #endif /* 1250 PASS2 || 112x PASS1 */
113 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
117 #endif /* 1250 PASS2 || 112x PASS1 */
154 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
157 #endif /* 1250 PASS2 || 112x PASS1 */
187 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
191 #endif /* 1250 PASS2 || 112x PASS1 */
248 #endif /* 1250/112x */
Dsb1250_genbus.h53 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
56 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
63 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
67 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
112 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
115 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
122 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
128 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
150 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
153 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
[all …]
Dsb1250_scd.h7 * manipulating the System Control and Debug module on the 1250.
74 #if SIBYTE_HDR_FEATURE_CHIP(1250)
81 #endif /* 1250 */
140 #define K_SYS_SOC_TYPE_BCM1250_ALT 0x2 /* 1250pass2 w/ 1/4 L2. */
143 #define K_SYS_SOC_TYPE_BCM1250_ALT2 0x5 /* 1250pass2 w/ 1/2 L2. */
304 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
306 #endif /* 1250 PASS2 || 112x PASS1 */
352 /* This feature is present in 1250 C0 and later, but *not* in 112x A revs. */
353 #if SIBYTE_HDR_FEATURE(1250, PASS3)
514 #endif /* 1250/112x */
[all …]
Dsb1250_ldt.h71 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
73 #endif /* 1250 PASS2 || 112x PASS1 */
163 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
165 #endif /* 1250 PASS2 || 112x PASS1 */
286 #if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)
288 #endif /* up to 1250 PASS1 */
289 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
292 #endif /* 1250 PASS2 || 112x PASS1 */
411 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
420 #endif /* 1250 PASS2 || 112x PASS1 */
Dsb1250_smbus.h49 #define K_SMB_FREQ_10KHZ 1250
79 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
84 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
154 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
202 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
Dbcm1480_scd.h49 * the 1250. (above, you can see that we include the 1250 symbols
70 * This register is field compatible with the 1250.
91 * Entire register is different from 1250, all new constants below
185 * The watchdogs are almost the same as the 1250, except
241 * SPC_CFG_SRC[0-3] is the same as the 1250.
243 * The clear/enable bits are in different locations on the 1250 and 1480.
/kernel/linux/linux-5.10/arch/mips/include/asm/sibyte/
Dsb1250_dma.h54 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
57 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
100 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
104 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
154 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
156 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
161 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
169 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
190 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
193 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
[all …]
Dsb1250_mac.h119 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
121 #endif /* 1250 PASS2 || 112x PASS1 || 1480*/
123 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
125 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
167 #if (SIBYTE_HDR_FEATURE_CHIP(1250) || SIBYTE_HDR_FEATURE_CHIP(112x))
209 #if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)
212 #endif /* up to 1250 PASS1 */
213 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
215 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
220 #if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)
[all …]
Dsb1250_regs.h50 #if SIBYTE_HDR_FEATURE_1250_112x /* This MC only on 1250 & 112x */
91 #endif /* 1250 & 112x */
97 #if SIBYTE_HDR_FEATURE_1250_112x /* This L2C only on 1250/112x */
101 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1)
103 #endif /* 1250 PASS3 || 112x PASS1 */
108 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
112 #endif /* 1250 PASS2 || 112x PASS1 */
126 #if SIBYTE_HDR_FEATURE_1250_112x /* This PCI/HT only on 1250/112x */
138 #if SIBYTE_HDR_FEATURE_CHIP(1250)
140 #endif /* 1250 */
[all …]
Dsb1250_int.h67 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
70 #endif /* 1250 PASS2 || 112x PASS1 */
100 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
104 #endif /* 1250 PASS2 || 112x PASS1 */
141 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
144 #endif /* 1250 PASS2 || 112x PASS1 */
174 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
178 #endif /* 1250 PASS2 || 112x PASS1 */
235 #endif /* 1250/112x */
Dsb1250_ldt.h58 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
60 #endif /* 1250 PASS2 || 112x PASS1 */
150 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
152 #endif /* 1250 PASS2 || 112x PASS1 */
273 #if SIBYTE_HDR_FEATURE_UP_TO(1250, PASS1)
275 #endif /* up to 1250 PASS1 */
276 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
279 #endif /* 1250 PASS2 || 112x PASS1 */
398 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
407 #endif /* 1250 PASS2 || 112x PASS1 */
Dsb1250_genbus.h40 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
43 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
50 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
54 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
99 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
102 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
109 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
115 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
137 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) \
140 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
[all …]
Dsb1250_scd.h8 * manipulating the System Control and Debug module on the 1250.
61 #if SIBYTE_HDR_FEATURE_CHIP(1250)
68 #endif /* 1250 */
127 #define K_SYS_SOC_TYPE_BCM1250_ALT 0x2 /* 1250pass2 w/ 1/4 L2. */
130 #define K_SYS_SOC_TYPE_BCM1250_ALT2 0x5 /* 1250pass2 w/ 1/2 L2. */
291 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1)
293 #endif /* 1250 PASS2 || 112x PASS1 */
339 /* This feature is present in 1250 C0 and later, but *not* in 112x A revs. */
340 #if SIBYTE_HDR_FEATURE(1250, PASS3)
501 #endif /* 1250/112x */
[all …]
Dsb1250_smbus.h36 #define K_SMB_FREQ_10KHZ 1250
66 #if SIBYTE_HDR_FEATURE(1250, PASS3) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
71 #endif /* 1250 PASS3 || 112x PASS1 || 1480 */
141 #if SIBYTE_HDR_FEATURE(1250, PASS2) || SIBYTE_HDR_FEATURE(112x, PASS1) || SIBYTE_HDR_FEATURE_CHIP(1…
189 #endif /* 1250 PASS2 || 112x PASS1 || 1480 */
Dbcm1480_scd.h36 * the 1250. (above, you can see that we include the 1250 symbols
57 * This register is field compatible with the 1250.
78 * Entire register is different from 1250, all new constants below
172 * The watchdogs are almost the same as the 1250, except
228 * SPC_CFG_SRC[0-3] is the same as the 1250.
230 * The clear/enable bits are in different locations on the 1250 and 1480.
/kernel/linux/linux-4.19/arch/mips/sibyte/
DKconfig85 bool "1250 An"
92 bool "1250 Bn"
99 bool "1250 Cn"
/kernel/linux/linux-5.10/arch/mips/sibyte/
DKconfig85 bool "1250 An"
92 bool "1250 Bn"
99 bool "1250 Cn"
/kernel/linux/linux-5.10/drivers/iio/dac/
Dad5380.c277 .int_vref = 1250,
287 .int_vref = 1250,
297 .int_vref = 1250,
307 .int_vref = 1250,
317 .int_vref = 1250,
327 .int_vref = 1250,
337 .int_vref = 1250,
Dad5446.c418 .int_vref_mv = 1250,
428 .int_vref_mv = 1250,
438 .int_vref_mv = 1250,
468 {"ad5620-1250", ID_AD5620_1250}, /* part numbers may look differently */
470 {"ad5640-1250", ID_AD5640_1250},
472 {"ad5660-1250", ID_AD5660_1250},
/kernel/linux/linux-4.19/drivers/iio/dac/
Dad5380.c276 .int_vref = 1250,
286 .int_vref = 1250,
296 .int_vref = 1250,
306 .int_vref = 1250,
316 .int_vref = 1250,
326 .int_vref = 1250,
336 .int_vref = 1250,
Dad5446.c413 .int_vref_mv = 1250,
423 .int_vref_mv = 1250,
433 .int_vref_mv = 1250,
463 {"ad5620-1250", ID_AD5620_1250}, /* part numbers may look differently */
465 {"ad5640-1250", ID_AD5640_1250},
467 {"ad5660-1250", ID_AD5660_1250},
/kernel/linux/linux-5.10/drivers/clocksource/
Dnumachip.c44 .min_delta_ns = 1250,
45 .min_delta_ticks = 1250,

12345678910