Home
last modified time | relevance | path

Searched full:360000000 (Results 1 – 25 of 33) sorted by relevance

12

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/hisilicon/
Dhisi-ade.txt23 The rate of "clk_ade_core" could be "360000000" or "180000000";
56 assigned-clock-rates = <360000000>, <288000000>;
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/display/hisilicon/
Dhisi-ade.txt23 The rate of "clk_ade_core" could be "360000000" or "180000000";
56 assigned-clock-rates = <360000000>, <288000000>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/i2c/
Dov8856.yaml84 Allowed data bus frequencies. 360000000, 180000000 Hz or both
136 link-frequencies = /bits/ 64 <360000000>;
/kernel/linux/linux-5.10/arch/mips/lantiq/
Dclk.h35 #define CLOCK_360M 360000000
/kernel/linux/linux-4.19/arch/mips/lantiq/
Dclk.h37 #define CLOCK_360M 360000000
/kernel/linux/linux-4.19/arch/arm/mach-s3c24xx/
Dpll-s3c2440-12000000.c43 { .frequency = 360000000, .driver_data = PLLVAL(0x70, 2, 1), }, /* FVco 720.000000 */
/kernel/linux/linux-5.10/arch/arm/mach-s3c/
Dpll-s3c2440-12000000.c43 { .frequency = 360000000, .driver_data = PLLVAL(0x70, 2, 1), }, /* FVco 720.000000 */
/kernel/linux/linux-5.10/arch/mips/ralink/
Drt305x.c167 cpu_rate = 360000000; in ralink_clk_init()
/kernel/linux/linux-4.19/arch/mips/ralink/
Drt305x.c164 cpu_rate = 360000000; in ralink_clk_init()
/kernel/linux/linux-5.10/drivers/media/tuners/
Dmxl5005s.c2138 Fref = 360000000UL ; in MXL_IFSynthInit()
2191 Fref = 360000000UL ; in MXL_IFSynthInit()
2211 Fref = 360000000UL ; in MXL_IFSynthInit()
2216 Fref = 360000000UL ; in MXL_IFSynthInit()
2226 Fref = 360000000UL ; in MXL_IFSynthInit()
2261 Fref = 360000000UL ; in MXL_IFSynthInit()
2824 if (state->RF_IN >= 280000000 && state->RF_IN < 360000000) { in MXL_TuneRF()
2831 if (state->RF_IN >= 360000000 && state->RF_IN < 560000000) { in MXL_TuneRF()
2892 if (state->RF_IN >= 280000000 && state->RF_IN < 360000000) { in MXL_TuneRF()
2898 if (state->RF_IN >= 360000000 && state->RF_IN < 560000000) { in MXL_TuneRF()
[all …]
/kernel/linux/linux-4.19/drivers/media/tuners/
Dmxl5005s.c2138 Fref = 360000000UL ; in MXL_IFSynthInit()
2191 Fref = 360000000UL ; in MXL_IFSynthInit()
2211 Fref = 360000000UL ; in MXL_IFSynthInit()
2216 Fref = 360000000UL ; in MXL_IFSynthInit()
2226 Fref = 360000000UL ; in MXL_IFSynthInit()
2261 Fref = 360000000UL ; in MXL_IFSynthInit()
2824 if (state->RF_IN >= 280000000 && state->RF_IN < 360000000) { in MXL_TuneRF()
2831 if (state->RF_IN >= 360000000 && state->RF_IN < 560000000) { in MXL_TuneRF()
2892 if (state->RF_IN >= 280000000 && state->RF_IN < 360000000) { in MXL_TuneRF()
2898 if (state->RF_IN >= 360000000 && state->RF_IN < 560000000) { in MXL_TuneRF()
[all …]
/kernel/linux/linux-4.19/drivers/clk/hisilicon/
Dclk-hi3620.c284 case 360000000: in mmc_clk_recalc_rate()
308 req->best_parent_rate = 360000000; in mmc_clk_determine_rate()
/kernel/linux/linux-5.10/drivers/clk/hisilicon/
Dclk-hi3620.c270 case 360000000: in mmc_clk_recalc_rate()
294 req->best_parent_rate = 360000000; in mmc_clk_determine_rate()
/kernel/linux/linux-5.10/drivers/clk/samsung/
Dclk-s3c2410.c194 PLL_S3C2440_MPLL_RATE(12 * MHZ, 360000000, 0x70, 2, 1),
/kernel/linux/linux-4.19/drivers/clk/samsung/
Dclk-s3c2410.c236 PLL_S3C2440_MPLL_RATE(12 * MHZ, 360000000, 0x70, 2, 1),
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/
Dsdm845-db845c.dts1146 <360000000 180000000>;
/kernel/linux/linux-5.10/drivers/media/i2c/
Dov2740.c16 #define OV2740_LINK_FREQ_360MHZ 360000000ULL
Dmt9p031.c220 .out_clock_max = 360000000, in mt9p031_clk_setup()
/kernel/linux/linux-4.19/arch/arm64/boot/dts/hisilicon/
Dhi6220.dtsi913 assigned-clock-rates = <360000000>, <288000000>;
/kernel/linux/linux-4.19/drivers/media/i2c/
Dmt9p031.c223 .out_clock_max = 360000000, in mt9p031_clk_setup()
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_cfg.c717 .max_clk = 360000000,
/kernel/linux/linux-4.19/drivers/clk/meson/
Dmeson8b.c35 PLL_RATE(360000000, 60, 1, 2),
Daxg.c123 PLL_RATE(360000000, 60, 1, 2),
/kernel/linux/linux-5.10/arch/arm64/boot/dts/hisilicon/
Dhi6220.dtsi931 assigned-clock-rates = <360000000>, <288000000>;
/kernel/linux/linux-5.10/drivers/clk/rockchip/
Dclk-rk3188.c86 RK3066_PLL_RATE( 360000000, 1, 60, 4),

12