Home
last modified time | relevance | path

Searched full:480000000 (Results 1 – 25 of 93) sorted by relevance

1234

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/opp/
Dallwinner,sun50i-h6-operating-points.yaml67 opp-480000000 {
69 opp-hz = /bits/ 64 <480000000>;
Dqcom-nvmem-cpufreq.txt172 opp-480000000 {
173 opp-hz = /bits/ 64 <480000000>;
383 opp-480000000 {
384 opp-hz = /bits/ 64 <480000000>;
/kernel/linux/linux-5.10/arch/arm64/boot/dts/allwinner/
Dsun50i-h6-cpu-opp.dtsi11 opp@480000000 {
13 opp-hz = /bits/ 64 <480000000>;
/kernel/linux/linux-5.10/arch/arm64/boot/dts/renesas/
Dr8a77961-ulcb.dts23 memory@480000000 {
Dr8a774b1-hihope-rzg2n.dts22 memory@480000000 {
Dr8a774b1-hihope-rzg2n-rev2.dts22 memory@480000000 {
Dr8a77961-salvator-xs.dts22 memory@480000000 {
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/
Dsdhci-atmel.txt32 assigned-clock-rates = <480000000>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/i2c/
Dsony,imx214.txt49 link-frequencies = /bits/ 64 <480000000>;
/kernel/linux/linux-4.19/arch/arm/mach-mmp/
Dclock-pxa910.c48 static APMU_CLK(u2o, USB, 0x1b, 480000000);
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/opp/
Dkryo-cpufreq.txt158 opp-480000000 {
159 opp-hz = /bits/ 64 <480000000>;
369 opp-480000000 {
370 opp-hz = /bits/ 64 <480000000>;
/kernel/linux/linux-5.10/drivers/clk/mxs/
Dclk-imx28.c168 clks[pll0] = mxs_clk_pll("pll0", "ref_xtal", PLL0CTRL0, 17, 480000000); in mx28_clocks_init()
169 clks[pll1] = mxs_clk_pll("pll1", "ref_xtal", PLL1CTRL0, 17, 480000000); in mx28_clocks_init()
/kernel/linux/linux-4.19/drivers/phy/
Dphy-lpc18xx-usb-otg.c37 ret = clk_set_rate(lpc->clk, 480000000); in lpc18xx_usb_otg_phy_init()
/kernel/linux/linux-5.10/drivers/phy/
Dphy-lpc18xx-usb-otg.c33 ret = clk_set_rate(lpc->clk, 480000000); in lpc18xx_usb_otg_phy_init()
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dsun8i-a33.dtsi77 opp-480000000 {
78 opp-hz = /bits/ 64 <480000000>;
/kernel/linux/linux-4.19/drivers/clk/mxs/
Dclk-imx28.c174 clks[pll0] = mxs_clk_pll("pll0", "ref_xtal", PLL0CTRL0, 17, 480000000); in mx28_clocks_init()
175 clks[pll1] = mxs_clk_pll("pll1", "ref_xtal", PLL1CTRL0, 17, 480000000); in mx28_clocks_init()
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dsun8i-a83t.dtsi199 opp-480000000 {
200 opp-hz = /bits/ 64 <480000000>;
252 opp-480000000 {
253 opp-hz = /bits/ 64 <480000000>;
Dsun8i-a33.dtsi77 opp-480000000 {
78 opp-hz = /bits/ 64 <480000000>;
/kernel/linux/linux-5.10/drivers/clk/tegra/
Dclk-tegra114.c457 { 12000000, 480000000, 960, 12, 2, 12 },
458 { 13000000, 480000000, 960, 13, 2, 12 },
459 { 16800000, 480000000, 400, 7, 2, 5 },
460 { 19200000, 480000000, 200, 4, 2, 3 },
461 { 26000000, 480000000, 960, 26, 2, 12 },
470 .vco_min = 480000000,
/kernel/linux/linux-4.19/drivers/clk/tegra/
Dclk-tegra114.c468 { 12000000, 480000000, 960, 12, 2, 12 },
469 { 13000000, 480000000, 960, 13, 2, 12 },
470 { 16800000, 480000000, 400, 7, 2, 5 },
471 { 19200000, 480000000, 200, 4, 2, 3 },
472 { 26000000, 480000000, 960, 26, 2, 12 },
481 .vco_min = 480000000,
/kernel/linux/linux-5.10/arch/mips/ralink/
Drt3883.c85 cpu_rate = 480000000; in ralink_clk_init()
/kernel/linux/linux-4.19/drivers/clk/at91/
Dclk-utmi.c25 #define UTMI_RATE 480000000
/kernel/linux/linux-5.10/drivers/clk/imx/
Dclk-pfdv2.c105 480000000, in clk_pfdv2_determine_rate()
/kernel/linux/linux-4.19/arch/mips/ralink/
Drt3883.c87 cpu_rate = 480000000; in ralink_clk_init()
/kernel/linux/linux-5.10/drivers/clk/at91/
Dclk-utmi.c20 #define UTMI_RATE 480000000

1234