| /kernel/linux/linux-5.10/include/linux/ |
| D | math64.h | 9 #if BITS_PER_LONG == 64 15 * div_u64_rem - unsigned 64bit divide with 32bit divisor with remainder 16 * @dividend: unsigned 64bit dividend 17 * @divisor: unsigned 32bit divisor 18 * @remainder: pointer to unsigned 32bit remainder 22 * This is commonly provided by 32bit archs to provide an optimized 64bit 32 * div_s64_rem - signed 64bit divide with 32bit divisor with remainder 33 * @dividend: signed 64bit dividend 34 * @divisor: signed 32bit divisor 35 * @remainder: pointer to signed 32bit remainder [all …]
|
| D | exportfs.h | 33 * 32bit inode number, 32 bit generation number. 38 * 32bit inode number, 32 bit generation number, 39 * 32 bit parent directory inode number. 44 * 64 bit object ID, 64 bit root object ID, 45 * 32 bit generation number. 50 * 64 bit object ID, 64 bit root object ID, 51 * 32 bit generation number, 52 * 64 bit parent object ID, 32 bit parent generation. 57 * 64 bit object ID, 64 bit root object ID, 58 * 32 bit generation number, [all …]
|
| /kernel/linux/linux-5.10/drivers/mtd/nand/raw/ |
| D | nand_ids.c | 29 {"TC58NVG0S3E 1G 3.3V 8-bit", 31 SZ_2K, SZ_128, SZ_128K, 0, 8, 64, NAND_ECC_INFO(1, SZ_512), }, 32 {"TC58NVG2S0F 4G 3.3V 8-bit", 35 {"TC58NVG2S0H 4G 3.3V 8-bit", 38 {"TC58NVG3S0F 8G 3.3V 8-bit", 41 {"TC58NVG5D2 32G 3.3V 8-bit", 44 {"TC58NVG6D2 64G 3.3V 8-bit", 47 {"SDTNRGAMA 64G 3.3V 8-bit", 50 {"H27UCG8T2ATR-BC 64G 3.3V 8-bit", 54 {"TH58NVG2S3HBAI4 4G 3.3V 8-bit", [all …]
|
| /kernel/linux/linux-4.19/drivers/mtd/nand/raw/ |
| D | nand_ids.c | 31 {"TC58NVG0S3E 1G 3.3V 8-bit", 33 SZ_2K, SZ_128, SZ_128K, 0, 8, 64, NAND_ECC_INFO(1, SZ_512), 35 {"TC58NVG2S0F 4G 3.3V 8-bit", 38 {"TC58NVG2S0H 4G 3.3V 8-bit", 41 {"TC58NVG3S0F 8G 3.3V 8-bit", 44 {"TC58NVG5D2 32G 3.3V 8-bit", 47 {"TC58NVG6D2 64G 3.3V 8-bit", 50 {"SDTNRGAMA 64G 3.3V 8-bit", 53 {"H27UCG8T2ATR-BC 64G 3.3V 8-bit", 58 LEGACY_ID_NAND("NAND 4MiB 5V 8-bit", 0x6B, 4, SZ_8K, SP_OPTIONS), [all …]
|
| /kernel/linux/linux-4.19/include/linux/ |
| D | math64.h | 8 #if BITS_PER_LONG == 64 14 * div_u64_rem - unsigned 64bit divide with 32bit divisor with remainder 15 * @dividend: unsigned 64bit dividend 16 * @divisor: unsigned 32bit divisor 17 * @remainder: pointer to unsigned 32bit remainder 21 * This is commonly provided by 32bit archs to provide an optimized 64bit 31 * div_s64_rem - signed 64bit divide with 32bit divisor with remainder 32 * @dividend: signed 64bit dividend 33 * @divisor: signed 32bit divisor 34 * @remainder: pointer to signed 32bit remainder [all …]
|
| D | exportfs.h | 33 * 32bit inode number, 32 bit generation number. 38 * 32bit inode number, 32 bit generation number, 39 * 32 bit parent directory inode number. 44 * 64 bit object ID, 64 bit root object ID, 45 * 32 bit generation number. 50 * 64 bit object ID, 64 bit root object ID, 51 * 32 bit generation number, 52 * 64 bit parent object ID, 32 bit parent generation. 57 * 64 bit object ID, 64 bit root object ID, 58 * 32 bit generation number, [all …]
|
| /kernel/linux/linux-5.10/arch/riscv/ |
| D | Kconfig | 7 config 64BIT config 10 config 32BIT 33 select ARCH_WANT_HUGE_PMD_SHARE if 64BIT 39 select GENERIC_ATOMIC64 if !64BIT 52 select GENERIC_TIME_VSYSCALL if MMU && 64BIT 57 select HAVE_ARCH_KASAN if MMU && 64BIT 70 select HAVE_GENERIC_VDSO if MMU && 64BIT 93 default 18 if 64BIT 99 default 24 if 64BIT # SV39 based 122 default y if 64BIT [all …]
|
| /kernel/linux/linux-4.19/lib/ |
| D | div64.c | 10 * Generic C version of 64bit/32bit division and modulo, with 11 * 64bit result and 32bit remainder. 25 /* Not needed on 64bit architectures */ 36 /* Reduce the thing a bit first */ in __div64_32() 65 * div_s64_rem - signed 64bit divide with 64bit divisor and remainder 66 * @dividend: 64bit dividend 67 * @divisor: 64bit divisor 68 * @remainder: 64bit remainder 91 * div64_u64_rem - unsigned 64bit divide with 64bit divisor and remainder 92 * @dividend: 64bit dividend [all …]
|
| D | atomic64_test.c | 24 #define TEST(bit, op, c_op, val) \ argument 26 atomic##bit##_set(&v, v0); \ 28 atomic##bit##_##op(val, &v); \ 30 WARN(atomic##bit##_read(&v) != r, "%Lx != %Lx\n", \ 31 (unsigned long long)atomic##bit##_read(&v), \ 37 * @test should be a macro accepting parameters (bit, op, ...) 40 #define FAMILY_TEST(test, bit, op, args...) \ argument 42 test(bit, op, ##args); \ 43 test(bit, op##_acquire, ##args); \ 44 test(bit, op##_release, ##args); \ [all …]
|
| /kernel/linux/linux-5.10/lib/math/ |
| D | div64.c | 10 * Generic C version of 64bit/32bit division and modulo, with 11 * 64bit result and 32bit remainder. 25 /* Not needed on 64bit architectures */ 36 /* Reduce the thing a bit first */ in __div64_32() 65 * div_s64_rem - signed 64bit divide with 64bit divisor and remainder 66 * @dividend: 64bit dividend 67 * @divisor: 64bit divisor 68 * @remainder: 64bit remainder 91 * div64_u64_rem - unsigned 64bit divide with 64bit divisor and remainder 92 * @dividend: 64bit dividend [all …]
|
| /kernel/linux/linux-5.10/lib/ |
| D | atomic64_test.c | 20 #define TEST(bit, op, c_op, val) \ argument 22 atomic##bit##_set(&v, v0); \ 24 atomic##bit##_##op(val, &v); \ 26 WARN(atomic##bit##_read(&v) != r, "%Lx != %Lx\n", \ 27 (unsigned long long)atomic##bit##_read(&v), \ 33 * @test should be a macro accepting parameters (bit, op, ...) 36 #define FAMILY_TEST(test, bit, op, args...) \ argument 38 test(bit, op, ##args); \ 39 test(bit, op##_acquire, ##args); \ 40 test(bit, op##_release, ##args); \ [all …]
|
| /kernel/linux/linux-4.19/drivers/net/ethernet/cavium/liquidio/ |
| D | cn23xx_pf_regs.h | 74 /* 2 scatch registers (64-bit) */ 80 /* 1 registers (64-bit) - SLI_CTL_STATUS */ 83 /* SLI Packet Input Jabber Register (64 bit register) 117 /* 4 registers (64-bit) for mapping IOQs to MACs(PEMs)- 122 /*1 register (64-bit) to determine whether IOQs are in reset. */ 141 /* Starting bit of the TRS field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 143 /* Starting bit of SRN field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 145 /* Starting bit of RPVF field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 147 /* Starting bit of NVFS field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 152 /* 64 registers for Input Queue Instr Count - SLI_PKT_IN_DONE0_CNTS */ [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/cavium/liquidio/ |
| D | cn23xx_pf_regs.h | 74 /* 2 scatch registers (64-bit) */ 80 /* 1 registers (64-bit) - SLI_CTL_STATUS */ 83 /* SLI Packet Input Jabber Register (64 bit register) 117 /* 4 registers (64-bit) for mapping IOQs to MACs(PEMs)- 122 /*1 register (64-bit) to determine whether IOQs are in reset. */ 141 /* Starting bit of the TRS field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 143 /* Starting bit of SRN field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 145 /* Starting bit of RPVF field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 147 /* Starting bit of NVFS field in CN23XX_SLI_PKT_MAC_RINFO64 register */ 152 /* 64 registers for Input Queue Instr Count - SLI_PKT_IN_DONE0_CNTS */ [all …]
|
| /kernel/linux/linux-4.19/arch/x86/um/ |
| D | Kconfig | 13 config 64BIT config 14 bool "64-bit kernel" if "$(SUBARCH)" = "x86" 18 def_bool !64BIT 26 def_bool 64BIT 35 def_bool 64BIT 41 bool "Three-level pagetables" if !64BIT 42 default 64BIT 48 However, this it experimental on 32-bit architectures, so if unsure say 49 N (on x86-64 it's automatically enabled, instead, as it's safe there). 52 def_bool !64BIT [all …]
|
| /kernel/linux/linux-4.19/arch/riscv/ |
| D | Kconfig | 6 config 64BIT config 9 config 32BIT 14 # even on 32-bit, physical (and DMA) addresses are > 32-bits 30 select GENERIC_ATOMIC64 if !64BIT || !RISCV_ISA_A 53 default y if 64BIT 57 default 0xC0000000 if 32BIT && MAXPHYSMEM_2GB 58 default 0xffffffff80000000 if 64BIT && MAXPHYSMEM_2GB 59 default 0xffffffe000000000 if 64BIT && MAXPHYSMEM_128GB 73 select GENERIC_BUG_RELATIVE_POINTERS if 64BIT 89 default 3 if 64BIT [all …]
|
| /kernel/linux/linux-5.10/arch/x86/um/ |
| D | Kconfig | 13 config 64BIT config 14 bool "64-bit kernel" if "$(SUBARCH)" = "x86" 18 def_bool !64BIT 27 def_bool 64BIT 31 bool "Three-level pagetables" if !64BIT 32 default 64BIT 38 However, this it experimental on 32-bit architectures, so if unsure say 39 N (on x86-64 it's automatically enabled, instead, as it's safe there). 42 def_bool !64BIT 45 def_bool !64BIT
|
| /kernel/liteos_m/arch/risc-v/nuclei/gcc/nmsis/Core/Include/ |
| D | core_feature_base.h | 39 /** \brief Refer to the width of an integer register in bits(either 32 or 64) */ 50 #elif __RISCV_XLEN == 64 68 rv_csr_t a:1; /*!< bit: 0 Atomic extension */ 69 …rv_csr_t b:1; /*!< bit: 1 Tentatively reserved for Bit-Manipulation… 70 rv_csr_t c:1; /*!< bit: 2 Compressed extension */ 71 …rv_csr_t d:1; /*!< bit: 3 Double-precision floating-point extension… 72 rv_csr_t e:1; /*!< bit: 4 RV32E base ISA */ 73 …rv_csr_t f:1; /*!< bit: 5 Single-precision floating-point extension… 74 … rv_csr_t g:1; /*!< bit: 6 Additional standard extensions present */ 75 rv_csr_t h:1; /*!< bit: 7 Hypervisor extension */ [all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/ |
| D | tg3.h | 21 #define TG3_BDINFO_HOST_ADDR 0x0UL /* 64-bit */ 22 #define TG3_BDINFO_MAXLEN_FLAGS 0x8UL /* 32-bit */ 27 #define TG3_BDINFO_NIC_ADDR 0xcUL /* 32-bit */ 285 #define TG3PCI_STD_RING_PROD_IDX 0x00000098 /* 64-bit */ 286 #define TG3PCI_RCV_RET_RING_CON_IDX 0x000000a0 /* 64-bit */ 307 #define MAILBOX_INTERRUPT_0 0x00000200 /* 64-bit */ 308 #define MAILBOX_INTERRUPT_1 0x00000208 /* 64-bit */ 309 #define MAILBOX_INTERRUPT_2 0x00000210 /* 64-bit */ 310 #define MAILBOX_INTERRUPT_3 0x00000218 /* 64-bit */ 311 #define MAILBOX_GENERAL_0 0x00000220 /* 64-bit */ [all …]
|
| /kernel/linux/linux-4.19/drivers/net/ethernet/broadcom/ |
| D | tg3.h | 21 #define TG3_BDINFO_HOST_ADDR 0x0UL /* 64-bit */ 22 #define TG3_BDINFO_MAXLEN_FLAGS 0x8UL /* 32-bit */ 27 #define TG3_BDINFO_NIC_ADDR 0xcUL /* 32-bit */ 285 #define TG3PCI_STD_RING_PROD_IDX 0x00000098 /* 64-bit */ 286 #define TG3PCI_RCV_RET_RING_CON_IDX 0x000000a0 /* 64-bit */ 307 #define MAILBOX_INTERRUPT_0 0x00000200 /* 64-bit */ 308 #define MAILBOX_INTERRUPT_1 0x00000208 /* 64-bit */ 309 #define MAILBOX_INTERRUPT_2 0x00000210 /* 64-bit */ 310 #define MAILBOX_INTERRUPT_3 0x00000218 /* 64-bit */ 311 #define MAILBOX_GENERAL_0 0x00000220 /* 64-bit */ [all …]
|
| /kernel/linux/linux-5.10/arch/parisc/ |
| D | Kconfig | 4 select ARCH_32BIT_OFF_T if !64BIT 31 select GENERIC_ATOMIC64 if !64BIT 85 default "arch/parisc/configs/generic-32bit_defconfig" if !64BIT 86 default "arch/parisc/configs/generic-64bit_defconfig" if 64BIT 136 default 3 if 64BIT && PARISC_PAGE_SIZE_4KB 154 that can run on all 32-bit PA CPUs (albeit not optimally fast), 157 Specifying "PA8000" here will allow you to select a 64-bit kernel 164 712, 715/64, 715/80, 715/100, 715/100XC, 725/100, 743, 748, 224 config 64BIT config 225 bool "64-bit kernel" [all …]
|
| /kernel/linux/linux-4.19/arch/s390/include/asm/ |
| D | elf.h | 13 #define R_390_8 1 /* Direct 8 bit. */ 14 #define R_390_12 2 /* Direct 12 bit. */ 15 #define R_390_16 3 /* Direct 16 bit. */ 16 #define R_390_32 4 /* Direct 32 bit. */ 17 #define R_390_PC32 5 /* PC relative 32 bit. */ 18 #define R_390_GOT12 6 /* 12 bit GOT offset. */ 19 #define R_390_GOT32 7 /* 32 bit GOT offset. */ 20 #define R_390_PLT32 8 /* 32 bit PC relative PLT address. */ 25 #define R_390_GOTOFF32 13 /* 32 bit offset to GOT. */ 26 #define R_390_GOTPC 14 /* 32 bit PC rel. offset to GOT. */ [all …]
|
| /kernel/linux/linux-5.10/arch/s390/include/asm/ |
| D | elf.h | 13 #define R_390_8 1 /* Direct 8 bit. */ 14 #define R_390_12 2 /* Direct 12 bit. */ 15 #define R_390_16 3 /* Direct 16 bit. */ 16 #define R_390_32 4 /* Direct 32 bit. */ 17 #define R_390_PC32 5 /* PC relative 32 bit. */ 18 #define R_390_GOT12 6 /* 12 bit GOT offset. */ 19 #define R_390_GOT32 7 /* 32 bit GOT offset. */ 20 #define R_390_PLT32 8 /* 32 bit PC relative PLT address. */ 25 #define R_390_GOTOFF32 13 /* 32 bit offset to GOT. */ 26 #define R_390_GOTPC 14 /* 32 bit PC rel. offset to GOT. */ [all …]
|
| /kernel/linux/linux-5.10/drivers/acpi/acpica/ |
| D | tbfadt.c | 166 * Bit width field in the GAS is only one byte long, 255 max. in acpi_tb_init_generic_address() 178 "%s - 32-bit FADT register is too long (%u bytes, %u bits) " in acpi_tb_init_generic_address() 188 * The 64-bit Address field is non-aligned in the byte packed in acpi_tb_init_generic_address() 206 * address32 - 32-bit address of the register 207 * address64 - 64-bit address of the register 209 * RETURN: The resolved 64-bit address 211 * DESCRIPTION: Select between 32-bit and 64-bit versions of addresses within 217 * the 32-bit and 64-bit address fields (FIRMWARE_CTRL/X_FIRMWARE_CTRL and 222 * By default, as per the ACPICA specification, a valid 64-bit address is 223 * used regardless of the value of the 32-bit address. However, this [all …]
|
| /kernel/linux/linux-4.19/drivers/acpi/acpica/ |
| D | tbfadt.c | 166 * Bit width field in the GAS is only one byte long, 255 max. in acpi_tb_init_generic_address() 178 "%s - 32-bit FADT register is too long (%u bytes, %u bits) " in acpi_tb_init_generic_address() 188 * The 64-bit Address field is non-aligned in the byte packed in acpi_tb_init_generic_address() 206 * address32 - 32-bit address of the register 207 * address64 - 64-bit address of the register 209 * RETURN: The resolved 64-bit address 211 * DESCRIPTION: Select between 32-bit and 64-bit versions of addresses within 217 * the 32-bit and 64-bit address fields (FIRMWARE_CTRL/X_FIRMWARE_CTRL and 222 * By default, as per the ACPICA specification, a valid 64-bit address is 223 * used regardless of the value of the 32-bit address. However, this [all …]
|
| /kernel/linux/linux-4.19/arch/parisc/ |
| D | Kconfig | 29 select GENERIC_ATOMIC64 if !64BIT 126 default 3 if 64BIT && PARISC_PAGE_SIZE_4KB 144 that can run on all 32-bit PA CPUs (albeit not optimally fast), 147 Specifying "PA8000" here will allow you to select a 64-bit kernel 154 712, 715/64, 715/80, 715/100, 715/100XC, 725/100, 743, 748, 213 config 64BIT config 214 bool "64-bit kernel" 217 Enable this if you want to support 64bit kernel on PA-RISC platform. 220 or having a 64bit-only capable PA-RISC machine should say Y here. 222 Since there is no 64bit userland on PA-RISC, there is no point to [all …]
|