Home
last modified time | relevance | path

Searched +full:message +full:- +full:handling +full:- +full:unit (Results 1 – 25 of 334) sorted by relevance

12345678910>>...14

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mailbox/
Damlogic,meson-gxbb-mhu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/mailbox/amlogic,meson-gxbb-mhu.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Amlogic Meson Message-Handling-Unit Controller
11 - Neil Armstrong <narmstrong@baylibre.com>
14 The Amlogic's Meson SoCs Message-Handling-Unit (MHU) is a mailbox controller
24 - amlogic,meson-gxbb-mhu
35 "#mbox-cells":
39 - compatible
[all …]
Darm,mhu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jassi Brar <jaswinder.singh@linaro.org>
13 The ARM's Message-Handling-Unit (MHU) is a mailbox controller that has 3
22 interrupt signal using a 32-bit register, with all 32-bits logically ORed
28 interrupt. Each of the 32-bits can be used as "doorbell" to alert the remote
37 - arm,mhu
38 - arm,mhu-doorbell
40 - compatible
[all …]
/kernel/linux/linux-5.10/arch/powerpc/sysdev/
Dfsl_rmu.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * - fixed maintenance access routines, check for aligned access
11 * - Added Port-Write message handling
12 * - Added Machine Check exception handling
16 * Lian Minghuan-B31939 <Minghuan.Lian@freescale.com>
24 #include <linux/dma-mapping.h>
33 (((struct rio_priv *)(mport->priv))->rmm_handle)
35 /* RapidIO definition irq, which read from OF-tree */
36 #define IRQ_RIO_PW(m) (((struct fsl_rio_pw *)(m))->pwirq)
37 #define IRQ_RIO_BELL(m) (((struct fsl_rio_dbell *)(m))->bellirq)
[all …]
Dfsl_rio.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
7 * - fixed maintenance access routines, check for aligned access
11 * - Added Port-Write message handling
12 * - Added Machine Check exception handling
16 * Lian Minghuan-B31939 <Minghuan.Lian@freescale.com>
30 #define RIO_REGS_WIN(mport) (((struct rio_priv *)(mport->priv))->regs_win)
113 void *rmm_handle; /* RapidIO message manager(unit) Handle */
/kernel/linux/linux-4.19/arch/powerpc/sysdev/
Dfsl_rmu.c6 * - fixed maintenance access routines, check for aligned access
10 * - Added Port-Write message handling
11 * - Added Machine Check exception handling
15 * Lian Minghuan-B31939 <Minghuan.Lian@freescale.com>
28 #include <linux/dma-mapping.h>
37 (((struct rio_priv *)(mport->priv))->rmm_handle)
39 /* RapidIO definition irq, which read from OF-tree */
40 #define IRQ_RIO_PW(m) (((struct fsl_rio_pw *)(m))->pwirq)
41 #define IRQ_RIO_BELL(m) (((struct fsl_rio_dbell *)(m))->bellirq)
42 #define IRQ_RIO_TX(m) (((struct fsl_rmu *)(GET_RMM_HANDLE(m)))->txirq)
[all …]
Dfsl_rio.h6 * - fixed maintenance access routines, check for aligned access
10 * - Added Port-Write message handling
11 * - Added Machine Check exception handling
15 * Lian Minghuan-B31939 <Minghuan.Lian@freescale.com>
34 #define RIO_REGS_WIN(mport) (((struct rio_priv *)(mport->priv))->regs_win)
117 void *rmm_handle; /* RapidIO message manager(unit) Handle */
/kernel/linux/linux-4.19/Documentation/scsi/
DChangeLog.sym53c8xx1 Sat May 12 12:00 2001 Gerard Roudier (groudier@club-internet.fr)
2 * version sym53c8xx-1.7.3c
3 - Ensure LEDC bit in GPCNTL is cleared when reading the NVRAM.
4 Fix sent by Stig Telfer <stig@api-networks.com>.
5 - Backport from SYM-2 the work-around that allows to support
7 - Check that we received at least 8 bytes of INQUIRY response
9 - Define scsi_set_pci_device() as nil for kernel < 2.4.4.
10 - + A couple of minor changes.
12 Sat Apr 7 19:30 2001 Gerard Roudier (groudier@club-internet.fr)
13 * version sym53c8xx-1.7.3b
[all …]
/kernel/linux/linux-5.10/Documentation/scsi/
DChangeLog.sym53c8xx1 Sat May 12 12:00 2001 Gerard Roudier (groudier@club-internet.fr)
2 * version sym53c8xx-1.7.3c
3 - Ensure LEDC bit in GPCNTL is cleared when reading the NVRAM.
4 Fix sent by Stig Telfer <stig@api-networks.com>.
5 - Backport from SYM-2 the work-around that allows to support
7 - Check that we received at least 8 bytes of INQUIRY response
9 - Define scsi_set_pci_device() as nil for kernel < 2.4.4.
10 - + A couple of minor changes.
12 Sat Apr 7 19:30 2001 Gerard Roudier (groudier@club-internet.fr)
13 * version sym53c8xx-1.7.3b
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/mailbox/
Dmeson-mhu.txt4 The Amlogic's Meson SoCs Message-Handling-Unit (MHU) is a mailbox controller
15 --------------------
16 - compatible: Shall be "amlogic,meson-gxbb-mhu"
17 - reg: Contains the mailbox register address range (base
19 - #mbox-cells Shall be 1 - the index of the channel needed.
20 - interrupts: Contains the interrupt information corresponding to
24 --------
27 #mbox-cells = <1>;
28 compatible = "amlogic,meson-gxbb-mhu";
33 #mbox-cells = <1>;
Darm-mhu.txt4 The ARM's Message-Handling-Unit (MHU) is a mailbox controller that has
17 --------------------
18 - compatible: Shall be "arm,mhu" & "arm,primecell"
19 - reg: Contains the mailbox register address range (base
21 - #mbox-cells Shall be 1 - the index of the channel needed.
22 - interrupts: Contains the interrupt information corresponding to
26 --------
29 #mbox-cells = <1>;
32 interrupts = <0 36 4>, /* LP-NonSecure */
33 <0 35 4>, /* HP-NonSecure */
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/i915/
Dintel_guc.c2 * Copyright © 2014-2017 Intel Corporation
41 GEM_BUG_ON(!guc->send_regs.base); in guc_send_reg()
42 GEM_BUG_ON(!guc->send_regs.count); in guc_send_reg()
43 GEM_BUG_ON(i >= guc->send_regs.count); in guc_send_reg()
45 return _MMIO(guc->send_regs.base + 4 * i); in guc_send_reg()
54 guc->send_regs.base = i915_mmio_reg_offset(SOFT_SCRATCH(0)); in intel_guc_init_send_regs()
55 guc->send_regs.count = SOFT_SCRATCH_COUNT - 1; in intel_guc_init_send_regs()
57 for (i = 0; i < guc->send_regs.count; i++) { in intel_guc_init_send_regs()
62 guc->send_regs.fw_domains = fw_domains; in intel_guc_init_send_regs()
68 intel_guc_ct_init_early(&guc->ct); in intel_guc_init_early()
[all …]
/kernel/linux/linux-5.10/drivers/scsi/
Dpmcraid.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * pmcraid.h -- PMC Sierra MaxRAID controller driver header file
5 * Written By: Anil Ravindranath<anil_ravindranath@pmc-sierra.com>
6 * PMC-Sierra Inc
39 #define PMC_BIT8(n) (1 << (7-n))
40 #define PMC_BIT16(n) (1 << (15-n))
41 #define PMC_BIT32(n) (1 << (31-n))
58 /* MAX_IOADLS : max number of scatter-gather lists supported by IOA
197 /* structure to represent a scatter-gather element (IOADL descriptor) */
526 /* pmcraid_sglist - Scatter-gather list allocated for passthrough ioctls
[all …]
/kernel/linux/linux-4.19/drivers/scsi/
Dpmcraid.h2 * pmcraid.h -- PMC Sierra MaxRAID controller driver header file
4 * Written By: Anil Ravindranath<anil_ravindranath@pmc-sierra.com>
5 * PMC-Sierra Inc
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
52 #define PMC_BIT8(n) (1 << (7-n))
53 #define PMC_BIT16(n) (1 << (15-n))
54 #define PMC_BIT32(n) (1 << (31-n))
71 /* MAX_IOADLS : max number of scatter-gather lists supported by IOA
210 /* structure to represent a scatter-gather element (IOADL descriptor) */
539 /* pmcraid_sglist - Scatter-gather list allocated for passthrough ioctls
[all …]
/kernel/linux/linux-5.10/arch/powerpc/platforms/cell/
Dinterrupt.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 * - Fix various assumptions related to HW CPU numbers vs. linux CPU numbers
15 * - Implement proper handling of maxcpus=1/2 (that is, routing of irqs from
16 * a non-active node to the active node)
32 #include <asm/cell-regs.h>
51 unsigned char unit = bits.source & 0xf; in iic_pending_to_hwnum() local
59 return (node << IIC_IRQ_NODE_SHIFT) | (class << 4) | unit; in iic_pending_to_hwnum()
73 out_be64(&iic->regs->prio, iic->eoi_stack[--iic->eoi_ptr]); in iic_eoi()
74 BUG_ON(iic->eoi_ptr < 0); in iic_eoi()
78 .name = "CELL-IIC",
[all …]
/kernel/linux/linux-4.19/arch/powerpc/platforms/cell/
Dinterrupt.c26 * - Fix various assumptions related to HW CPU numbers vs. linux CPU numbers
28 * - Implement proper handling of maxcpus=1/2 (that is, routing of irqs from
29 * a non-active node to the active node)
45 #include <asm/cell-regs.h>
64 unsigned char unit = bits.source & 0xf; in iic_pending_to_hwnum() local
72 return (node << IIC_IRQ_NODE_SHIFT) | (class << 4) | unit; in iic_pending_to_hwnum()
86 out_be64(&iic->regs->prio, iic->eoi_stack[--iic->eoi_ptr]); in iic_eoi()
87 BUG_ON(iic->eoi_ptr < 0); in iic_eoi()
91 .name = "CELL-IIC",
113 bits = in_be64(&node_iic->iic_is); in iic_ioexc_cascade()
[all …]
/kernel/linux/linux-4.19/drivers/i2c/busses/
Di2c-pxa.c7 * Copyright (C) 2004-2005 Deep Blue Solutions Ltd.
16 * Jan 2003: Fixed several bugs concerning interrupt handling [Kai-Uwe Bloem]
17 * Jan 2003: added limited signal handling [Kai-Uwe Bloem]
18 * Sep 2004: Major rework to ensure efficient bus handling [RMK]
20 * Feb 2005: Rework slave mode handling [RMK]
31 #include <linux/i2c-pxa.h>
39 #include <linux/platform_data/i2c-pxa.h>
63 #define ICR_BUSMODE_FM (1 << 16) /* shifted fast mode for armada-3700 */
64 #define ICR_BUSMODE_HS (1 << 17) /* shifted high speed mode for armada-3700 */
112 { "pxa2xx-i2c", REGS_PXA2XX },
[all …]
/kernel/linux/linux-5.10/drivers/i2c/busses/
Di2c-pxa.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Copyright (C) 2004-2005 Deep Blue Solutions Ltd.
13 * Jan 2003: Fixed several bugs concerning interrupt handling [Kai-Uwe Bloem]
14 * Jan 2003: added limited signal handling [Kai-Uwe Bloem]
15 * Sep 2004: Major rework to ensure efficient bus handling [RMK]
17 * Feb 2005: Rework slave mode handling [RMK]
34 #include <linux/platform_data/i2c-pxa.h>
47 #define ICR_IUE (1 << 6) /* unit enable */
55 #define ICR_UR (1 << 14) /* unit reset */
58 #define ICR_A3700_FM (1 << 16) /* fast mode for armada-3700 */
[all …]
/kernel/linux/linux-5.10/Documentation/x86/x86_64/
Dboot-options.rst1 .. SPDX-License-Identifier: GPL-2.0
36 with OS's error handling, and you cannot deactivate the agent,
39 Do not opt-in to Local MCE delivery. Use legacy method
62 Don't overwrite the bios-set CMCI threshold. This boot option
69 Force-enable recoverable machine check code paths
80 Use IO-APIC. Default
83 Don't use the IO-APIC.
92 See Documentation/x86/i386/IO-APIC.rst
98 Don't check the IO-APIC timer. This can work around
177 Don't parse the HMAT table for NUMA setup, or soft-reserved memory
[all …]
/kernel/linux/linux-4.19/Documentation/x86/x86_64/
Dboot-options.txt32 with OS's error handling, and you cannot deactivate the agent,
35 Do not opt-in to Local MCE delivery. Use legacy method
58 Don't overwrite the bios-set CMCI threshold. This boot option
65 Force-enable recoverable machine check code paths
73 apic Use IO-APIC. Default
75 noapic Don't use the IO-APIC.
81 pirq=... See Documentation/x86/i386/IO-APIC.txt
85 no_timer_check Don't check the IO-APIC timer. This can work around
150 If given as a memory unit, fills all system RAM with nodes of
185 pci=assign-busses Assign busses
[all …]
/kernel/linux/linux-5.10/drivers/iommu/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
2 # The IOVA library may also be used by non-IOMMU_API users
6 # The IOASID library may also be used by non-IOMMU_API users
39 sizes at both stage-1 and stage-2, as well as address spaces
40 up to 48-bits in size.
46 Enable self-tests for LPAE page table allocator. This performs
47 a series of page-table consistency checks during boot.
56 Enable support for the ARM Short-descriptor pagetable format.
57 This supports 32-bit virtual and physical addresses mapped using
58 2-level tables with 4KB pages/1MB sections, and contiguous entries
[all …]
/kernel/linux/linux-4.19/Documentation/networking/
Dkcm.txt2 -----------------------------
4 Kernel Connection Multiplexor (KCM) is a mechanism that provides a message based
11 +------------+ +------------+ +------------+ +------------+
13 +------------+ +------------+ +------------+ +------------+
15 +-----------+ | | +----------+
17 +----------------------------------+
19 +----------------------------------+
21 +---------+ | | | ------------+
23 +----------+ +----------+ +----------+ +----------+ +----------+
25 +----------+ +----------+ +----------+ +----------+ +----------+
[all …]
/kernel/linux/linux-5.10/Documentation/networking/
Dkcm.rst1 .. SPDX-License-Identifier: GPL-2.0
7 Kernel Connection Multiplexor (KCM) is a mechanism that provides a message based
14 +------------+ +------------+ +------------+ +------------+
16 +------------+ +------------+ +------------+ +------------+
18 +-----------+ | | +----------+
20 +----------------------------------+
22 +----------------------------------+
24 +---------+ | | | ------------+
26 +----------+ +----------+ +----------+ +----------+ +----------+
28 +----------+ +----------+ +----------+ +----------+ +----------+
[all …]
/kernel/linux/linux-5.10/drivers/s390/char/
Dtape_3590.c1 // SPDX-License-Identifier: GPL-2.0
37 * - Read Opposite: implemented
38 * - Read Device (buffered) log: BRA
39 * - Read Library log: BRA
40 * - Swap Devices: BRA
41 * - Long Busy: implemented
42 * - Special Intercept: BRA
43 * - Read Alternate: implemented
57 [0x25] = "Read-Only Format",
94 [0xa8] = "Vision System non-operational",
[all …]
/kernel/linux/linux-4.19/drivers/s390/char/
Dtape_3590.c1 // SPDX-License-Identifier: GPL-2.0
37 * - Read Opposite: implemented
38 * - Read Device (buffered) log: BRA
39 * - Read Library log: BRA
40 * - Swap Devices: BRA
41 * - Long Busy: implemented
42 * - Special Intercept: BRA
43 * - Read Alternate: implemented
57 [0x25] = "Read-Only Format",
94 [0xa8] = "Vision System non-operational",
[all …]
/kernel/linux/linux-5.10/arch/powerpc/platforms/powernv/
Dopal-hmi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * OPAL hypervisor Maintenance interrupt handling support in PowerNV.
62 "Hypervisor Resource error - core check stop" }, in print_core_checkstop_reason()
74 if (!hmi_evt->u.xstop_error.xstop_reason) { in print_core_checkstop_reason()
80 be32_to_cpu(hmi_evt->u.xstop_error.u.pir)); in print_core_checkstop_reason()
82 if (be32_to_cpu(hmi_evt->u.xstop_error.xstop_reason) & in print_core_checkstop_reason()
84 printk("%s [Unit: %-3s] %s\n", level, in print_core_checkstop_reason()
125 if (!hmi_evt->u.xstop_error.xstop_reason) { in print_nx_checkstop_reason()
131 be32_to_cpu(hmi_evt->u.xstop_error.u.chip_id)); in print_nx_checkstop_reason()
133 if (be32_to_cpu(hmi_evt->u.xstop_error.xstop_reason) & in print_nx_checkstop_reason()
[all …]

12345678910>>...14