Home
last modified time | relevance | path

Searched full:cascaded (Results 1 – 25 of 231) sorted by relevance

12345678910

/kernel/linux/linux-4.19/arch/mips/include/asm/mach-pmcs-msp71xx/
Dmsp_cic_int.h34 * are assigned interrupts in the range 0-7, interrupts cascaded through
56 * IRQs cascaded on CPU interrupt 4 (CAUSE bit 12, C_IRQ4)
74 /* Cascaded IRQ for USB */
82 /* Cascaded IRQ for MAC 0 */
84 /* Cascaded IRQ for MAC 1 */
86 /* Cascaded IRQ for sec engine */
108 /* Cascaded ADSL2+ SAR IRQ */
127 * IRQs cascaded on CIC PER interrupt (MSP_INT_PER)
Dmsp_slp_int.h29 * The PMC-Sierra SLP interrupts are arranged in a 3 level cascaded
54 * IRQs cascaded on CPU interrupt 4 (CAUSE bit 12, C_IRQ4)
77 /* Cascaded IRQ for Voice Engine*/
81 /* Cascaded IRQ for MAC 0 */
83 /* Cascaded IRQ for MAC 1 */
95 /* Cascaded MIPS timer */
117 * IRQs cascaded on SLP PER interrupt (MSP_INT_PER)
/kernel/linux/linux-4.19/drivers/staging/comedi/drivers/
Dcomedi_8254.h66 * @osc_base: cascaded oscillator speed in ns
68 * @divisor1: divisor loaded into first cascaded counter
69 * @divisor2: divisor loaded into second cascaded counter
71 * @next_div1: next divisor to use for first cascaded counter
72 * @next_div2: next divisor to use for second cascaded counter
Dcomedi_8254.c75 * provided to handle the cascaded counters:
89 * Programs the mode of the cascaded counters and writes the current
100 * counters that are used for the cascaded 32-bit pacer.
298 * comedi_8254_pacer_enable - set the mode and load the cascaded counters
335 * comedi_8254_update_divisors - update the divisors for the cascaded counters
348 * comedi_8254_cascade_ns_to_timer - calculate the cascaded divisor values
/kernel/linux/linux-5.10/drivers/staging/comedi/drivers/
Dcomedi_8254.h66 * @osc_base: cascaded oscillator speed in ns
68 * @divisor1: divisor loaded into first cascaded counter
69 * @divisor2: divisor loaded into second cascaded counter
71 * @next_div1: next divisor to use for first cascaded counter
72 * @next_div2: next divisor to use for second cascaded counter
Dcomedi_8254.c75 * provided to handle the cascaded counters:
89 * Programs the mode of the cascaded counters and writes the current
100 * counters that are used for the cascaded 32-bit pacer.
298 * comedi_8254_pacer_enable - set the mode and load the cascaded counters
335 * comedi_8254_update_divisors - update the divisors for the cascaded counters
348 * comedi_8254_cascade_ns_to_timer - calculate the cascaded divisor values
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/
Dti,c64x+megamod-pic.txt35 may be cascaded into the core interrupt controller. The megamodule PIC
38 interrupt sources, individual megamodule interrupts may be cascaded to
39 the core interrupt controller. When an individual interrupt is cascaded,
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/interrupt-controller/
Dti,c64x+megamod-pic.txt35 may be cascaded into the core interrupt controller. The megamodule PIC
38 interrupt sources, individual megamodule interrupts may be cascaded to
39 the core interrupt controller. When an individual interrupt is cascaded,
Darm,versatile-fpga-irq.txt34 - interrupts: if the FPGA IRQ controller is cascaded, i.e. if its IRQ
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/mfd/
Dtwl-familly.txt17 it is considered as an interrupt controller cascaded to the SoC one.
34 interrupts = <39>; /* IRQ_SYS_1N cascaded to gic */
Dtwl4030-audio.txt32 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mfd/
Dtwl-family.txt17 it is considered as an interrupt controller cascaded to the SoC one.
34 interrupts = <39>; /* IRQ_SYS_1N cascaded to gic */
Dtwl4030-audio.txt32 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
/kernel/linux/linux-4.19/arch/mips/pmcs-msp71xx/
Dmsp_irq.c44 * The PMC-Sierra MSP interrupts are arranged in a 3 level cascaded
144 /* setup the cascaded interrupts */ in arch_init_irq()
155 /* setup the cascaded SLP/PER interrupts */ in arch_init_irq()
/kernel/linux/linux-5.10/Documentation/driver-api/gpio/
Ddriver.rst258 most often cascaded off a parent interrupt controller, and in some special
280 - CASCADED INTERRUPT CHIPS: this means that the GPIO chip has one common
309 Cascaded GPIO irqchips
312 Cascaded GPIO irqchips usually fall in one of three categories:
314 - CHAINED CASCADED GPIO IRQCHIPS: these are usually the type that is embedded on
419 is a typical example of a cascaded interrupt handler using gpio_irq_chip:
499 - DEPRECATED: gpiochip_irqchip_add(): adds a chained cascaded irqchip to a
505 - gpiochip_irqchip_add_nested(): adds a nested cascaded irqchip to a gpiochip,
506 as discussed above regarding different types of cascaded irqchips. The
507 cascaded irq has to be handled by a threaded interrupt handler.
[all …]
/kernel/linux/linux-5.10/arch/m68k/include/asm/
Dmacints.h106 /* Nubus interrupts (cascaded to VIA2) */
115 /* Baboon interrupts (cascaded to nubus slot $C) */
/kernel/linux/linux-4.19/arch/powerpc/platforms/52xx/
Dmedia5200.c17 * a cascaded interrupt controller driver which attaches itself to the
89 /* Mask off the cascaded IRQ */ in media5200_irq_cascade()
169 pr_debug("%s: cascaded on virq=%i\n", __func__, cascade_virq); in media5200_init_irq()
/kernel/linux/linux-5.10/arch/powerpc/platforms/52xx/
Dmedia5200.c13 * a cascaded interrupt controller driver which attaches itself to the
84 /* Mask off the cascaded IRQ */ in media5200_irq_cascade()
164 pr_debug("%s: cascaded on virq=%i\n", __func__, cascade_virq); in media5200_init_irq()
/kernel/linux/linux-4.19/arch/m68k/include/asm/
Dmacints.h106 /* Nubus interrupts (cascaded to VIA2) */
115 /* Baboon interrupts (cascaded to nubus slot $C) */
/kernel/linux/linux-4.19/arch/powerpc/platforms/powermac/
Dpic.c318 /* We might have a second cascaded ohare */ in pmac_pic_probe_oldstyle()
325 /* We might have a second cascaded heathrow */ in pmac_pic_probe_oldstyle()
370 /* Map interrupts of cascaded controller */ in pmac_pic_probe_oldstyle()
488 /* We can have up to 2 MPICs cascaded */ in pmac_pic_probe_mpic()
523 /* Set up a cascaded controller, if present */ in pmac_pic_probe_mpic()
/kernel/linux/linux-5.10/arch/powerpc/platforms/powermac/
Dpic.c299 /* We might have a second cascaded ohare */ in pmac_pic_probe_oldstyle()
306 /* We might have a second cascaded heathrow */ in pmac_pic_probe_oldstyle()
351 /* Map interrupts of cascaded controller */ in pmac_pic_probe_oldstyle()
476 /* We can have up to 2 MPICs cascaded */ in pmac_pic_probe_mpic()
511 /* Set up a cascaded controller, if present */ in pmac_pic_probe_mpic()
/kernel/linux/linux-5.10/arch/xtensa/platforms/xt2000/include/platform/
Dhardware.h31 /* The XT2000 uses the V3 as a cascaded interrupt controller for the PCI bus */
/kernel/linux/linux-4.19/arch/xtensa/platforms/xt2000/include/platform/
Dhardware.h31 /* The XT2000 uses the V3 as a cascaded interrupt controller for the PCI bus */
/kernel/linux/linux-4.19/drivers/irqchip/
Dirq-vic.c60 * @parent_irq: The parent IRQ number of the VIC if cascaded, or 0.
266 * @parent_irq: The parent IRQ if cascaded, else 0.
498 * vic_init_cascaded() - initialise a cascaded vectored interrupt controller
500 * @parent_irq: the parent IRQ we're cascaded off
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Domap4-duovero.dtsi168 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_1N cascaded to gic */
175 interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_2N cascaded to gic */

12345678910