Searched +full:clk +full:- +full:phase +full:- +full:sd +full:- +full:hs (Results 1 – 7 of 7) sorted by relevance
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | mmc-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mmc/mmc-controller.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ulf Hansson <ulf.hansson@linaro.org> 25 "#address-cells": 30 "#size-cells": 37 broken-cd: 42 cd-gpios: 46 non-removable: [all …]
|
| D | arasan,sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: "http://devicetree.org/meta-schemas/core.yaml#" 10 - Adrian Hunter <adrian.hunter@intel.com> 13 - $ref: "mmc-controller.yaml#" 14 - if: 18 const: arasan,sdhci-5.1 21 - phys 22 - phy-names 23 - if: [all …]
|
| /kernel/linux/linux-5.10/drivers/mmc/host/ |
| D | sdhci-of-arasan.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * Copyright (C) 2011 - 2012 Michal Simek <monstr@monstr.eu> 9 * Based on sdhci-of-esdhc.c 18 #include <linux/clk-provider.h> 25 #include <linux/firmware/xlnx-zynqmp.h> 28 #include "sdhci-pltfm.h" 55 * On some SoCs the syscon area has a feature where the upper 16-bits of 56 * each 32-bit register act as a write mask for the lower 16-bits. This allows 64 * struct sdhci_arasan_soc_ctl_field - Field used in sdhci_arasan_soc_ctl_map 68 * @shift: Bit offset within @reg of this field (or -1 if not avail) [all …]
|
| /kernel/linux/patches/linux-5.10/hi3516dv300_patch/ |
| D | hi3516dv300.patch | 1 diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig 3 --- a/arch/arm/Kconfig 5 @@ -322,7 +322,7 @@ config ARCH_MULTIPLATFORM 9 - select AUTO_ZRELADDR 14 @@ -650,6 +650,8 @@ source "arch/arm/mach-highbank/Kconfig" 16 source "arch/arm/mach-hisi/Kconfig" 18 +source "arch/arm/mach-hibvt/Kconfig" 20 source "arch/arm/mach-imx/Kconfig" 22 source "arch/arm/mach-integrator/Kconfig" 23 diff --git a/arch/arm/Makefile b/arch/arm/Makefile [all …]
|
| /kernel/linux/linux-5.10/drivers/scsi/ |
| D | ncr53c8xx.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 ** Device driver for the PCI-SCSI NCR538XX controller family. 8 **----------------------------------------------------------------------------- 22 ** Stefan Esser <se@mi.Uni-Koeln.de> 27 **----------------------------------------------------------------------------- 38 ** Support for Fast-20 scsi. 42 ** Support for Fast-40 scsi. 43 ** Support for on-Board RAM. 46 ** Full support for scsi scripts instructions pre-fetching. 57 ** Low PCI traffic for command handling when on-chip RAM is present. [all …]
|
| /kernel/linux/linux-4.19/drivers/scsi/ |
| D | ncr53c8xx.c | 2 ** Device driver for the PCI-SCSI NCR538XX controller family. 20 **----------------------------------------------------------------------------- 34 ** Stefan Esser <se@mi.Uni-Koeln.de> 39 **----------------------------------------------------------------------------- 50 ** Support for Fast-20 scsi. 54 ** Support for Fast-40 scsi. 55 ** Support for on-Board RAM. 58 ** Full support for scsi scripts instructions pre-fetching. 69 ** Low PCI traffic for command handling when on-chip RAM is present. 73 ** PCI-ectomy. This driver now supports only the 720 chip (see the [all …]
|
| /kernel/linux/patches/linux-4.19/hi3516dv300_patch/ |
| D | hi3516dv300.patch | 1 diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig 3 --- a/arch/arm/Kconfig 5 @@ -330,7 +330,7 @@ config ARCH_MULTIPLATFORM 9 - select AUTO_ZRELADDR 14 @@ -751,6 +751,8 @@ source "arch/arm/mach-highbank/Kconfig" 16 source "arch/arm/mach-hisi/Kconfig" 18 +source "arch/arm/mach-hibvt/Kconfig" 20 source "arch/arm/mach-imx/Kconfig" 22 source "arch/arm/mach-integrator/Kconfig" 23 diff --git a/arch/arm/Makefile b/arch/arm/Makefile [all …]
|