Home
last modified time | relevance | path

Searched +full:cpu +full:- +full:crit (Results 1 – 25 of 127) sorted by relevance

123456

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/thermal/
Dbrcm,sr-thermal.txt6 - compatible : Must be "brcm,sr-thermal"
7 - reg : Memory where tmon data will be available.
8 - brcm,tmon-mask: A one cell bit mask of valid TMON sources.
10 - #thermal-sensor-cells : Thermal sensor phandler
11 - polling-delay: Max number of milliseconds to wait between polls.
12 - thermal-sensors: A list of thermal sensor phandles and specifier.
14 in correspond with brcm,tmon-mask.
15 - temperature: trip temperature threshold in millicelsius.
19 compatible = "simple-bus";
20 #address-cells = <1>;
[all …]
Dbrcm,ns-thermal.txt7 - compatible : Must be "brcm,ns-thermal"
8 - reg : iomem address range of PVTMON registers
9 - #thermal-sensor-cells : Should be <0>
14 compatible = "brcm,ns-thermal";
16 #thermal-sensor-cells = <0>;
19 thermal-zones {
20 cpu_thermal: cpu-thermal {
21 polling-delay-passive = <0>;
22 polling-delay = <1000>;
23 coefficients = <(-556) 418000>;
[all …]
Dbrcm,bcm2835-thermal.txt4 -------------------
6 compatible: should be one of: "brcm,bcm2835-thermal",
7 "brcm,bcm2836-thermal" or "brcm,bcm2837-thermal"
10 #thermal-sensor-cells: should be 0 (see Documentation/devicetree/bindings/thermal/thermal-sensor.ya…
14 thermal-zones {
15 cpu_thermal: cpu-thermal {
16 polling-delay-passive = <0>;
17 polling-delay = <1000>;
19 thermal-sensors = <&thermal>;
22 cpu-crit {
[all …]
Dst,stm32-thermal.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/thermal/st,stm32-thermal.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David Hernandez Sanchez <david.hernandezsanchez@st.com>
14 const: st,stm32-thermal
25 clock-names:
27 - const: pclk
29 "#thermal-sensor-cells":
33 - "#thermal-sensor-cells"
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dexynos5422-odroidhc1.dts1 // SPDX-License-Identifier: GPL-2.0
10 /dts-v1/;
11 #include "exynos5422-odroid-core.dtsi"
15 compatible = "hardkernel,odroid-hc1", "samsung,exynos5800", \
19 compatible = "pwm-leds";
24 pwm-names = "pwm2";
25 max-brightness = <255>;
26 linux,default-trigger = "heartbeat";
30 thermal-zones {
31 cpu0_thermal: cpu0-thermal {
[all …]
Dexynos5422-odroidxu3-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Hardkernel Odroid XU3/XU3-Lite/XU4 boards common device tree source
12 #include <dt-bindings/input/input.h>
13 #include "exynos5422-odroid-core.dtsi"
17 compatible = "gpio-keys";
18 pinctrl-names = "default";
19 pinctrl-0 = <&power_key>;
32 debounce-interval = <0>;
33 wakeup-source;
38 pinctrl-0 = <&emmc_nrst_pin>;
[all …]
Dexynos5420-trip-points.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 polling-delay-passive = <0>;
9 polling-delay = <0>;
11 cpu-alert-0 {
16 cpu-alert-1 {
21 cpu-alert-2 {
26 cpu-crit-0 {
Dexynos4-cpu-thermal.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/thermal/thermal.h>
11 thermal-zones {
12 cpu_thermal: cpu-thermal {
13 thermal-sensors = <&tmu 0>;
14 polling-delay-passive = <0>;
15 polling-delay = <0>;
17 cpu_alert0: cpu-alert-0 {
22 cpu_alert1: cpu-alert-1 {
27 cpu_alert2: cpu-alert-2 {
[all …]
Dexynos5420-arndale-octa.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
11 #include "exynos5420-cpus.dtsi"
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interrupt-controller/irq.h>
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/clock/samsung,s2mps11.h>
19 compatible = "insignal,arndale-octa", "samsung,exynos5420", "samsung,exynos5";
27 stdout-path = "serial3:115200n8";
31 compatible = "samsung,secure-firmware";
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dexynos5422-odroidhc1.dts1 // SPDX-License-Identifier: GPL-2.0
10 /dts-v1/;
11 #include "exynos5422-odroid-core.dtsi"
15 compatible = "hardkernel,odroid-hc1", "samsung,exynos5800", \
19 compatible = "pwm-leds";
24 pwm-names = "pwm2";
26 linux,default-trigger = "heartbeat";
30 thermal-zones {
31 cpu0_thermal: cpu0-thermal {
32 thermal-sensors = <&tmu_cpu0 0>;
[all …]
Dexynos5422-odroidxu3-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
12 #include <dt-bindings/input/input.h>
13 #include "exynos5422-odroid-core.dtsi"
17 compatible = "gpio-keys";
18 pinctrl-names = "default";
19 pinctrl-0 = <&power_key>;
32 debounce-interval = <0>;
33 wakeup-source;
38 pinctrl-0 = <&emmc_nrst_pin>;
39 pinctrl-names = "default";
[all …]
Dexynos5420-trip-points.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 polling-delay-passive = <0>;
9 polling-delay = <0>;
11 cpu-alert-0 {
16 cpu-alert-1 {
21 cpu-alert-2 {
26 cpu-crit-0 {
Dexynos4-cpu-thermal.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/thermal/thermal.h>
11 thermal-zones {
12 cpu_thermal: cpu-thermal {
13 thermal-sensors = <&tmu 0>;
14 polling-delay-passive = <0>;
15 polling-delay = <0>;
17 cpu_alert0: cpu-alert-0 {
22 cpu_alert1: cpu-alert-1 {
27 cpu_alert2: cpu-alert-2 {
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/broadcom/stingray/
Dstingray.dtsi4 * Copyright(c) 2015-2017 Broadcom. All rights reserved.
33 #include <dt-bindings/interrupt-controller/arm-gic.h>
37 interrupt-parent = <&gic>;
38 #address-cells = <2>;
39 #size-cells = <2>;
42 #address-cells = <2>;
43 #size-cells = <0>;
45 cpu@0 {
46 device_type = "cpu";
47 compatible = "arm,cortex-a72";
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/thermal/
Dthermal.txt15 - thermal sensors: devices which may be used to take temperature
17 - cooling devices: devices which may be used to dissipate heat.
18 - trip points: describe key temperatures at which cooling is recommended. The
20 - cooling maps: used to describe links between trip points and cooling devices;
21 - thermal zones: used to describe thermal data within the hardware;
33 - #thermal-sensor-cells: Used to provide sensor device specific information
46 cooling. A typical passive cooling is a CPU that has dynamic voltage and
62 - #cooling-cells: Used to provide cooling device specific information
78 - temperature: An integer indicating the trip temperature level,
82 - hysteresis: A low hysteresis value on temperature property (above).
[all …]
Dbrcm,ns-thermal.txt7 - compatible : Must be "brcm,ns-thermal"
8 - reg : iomem address range of PVTMON registers
9 - #thermal-sensor-cells : Should be <0>
14 compatible = "brcm,ns-thermal";
16 #thermal-sensor-cells = <0>;
19 thermal-zones {
20 cpu_thermal: cpu-thermal {
21 polling-delay-passive = <0>;
22 polling-delay = <1000>;
23 coefficients = <(-556) 418000>;
[all …]
Dbrcm,bcm2835-thermal.txt4 -------------------
6 compatible: should be one of: "brcm,bcm2835-thermal",
7 "brcm,bcm2836-thermal" or "brcm,bcm2837-thermal"
10 #thermal-sensor-cells: should be 0 (see thermal.txt)
14 thermal-zones {
15 cpu_thermal: cpu-thermal {
16 polling-delay-passive = <0>;
17 polling-delay = <1000>;
19 thermal-sensors = <&thermal>;
22 cpu-crit {
[all …]
/kernel/linux/linux-4.19/arch/arm64/boot/dts/exynos/
Dexynos7-trip-points.dtsi1 // SPDX-License-Identifier: GPL-2.0
10 cpu-alert-0 {
15 cpu-alert-1 {
20 cpu-alert-2 {
25 cpu-alert-3 {
30 cpu-alert-4 {
35 cpu-alert-5 {
40 cpu-alert-6 {
45 cpu-crit-0 {
/kernel/linux/linux-5.10/arch/arm64/boot/dts/exynos/
Dexynos7-trip-points.dtsi1 // SPDX-License-Identifier: GPL-2.0
10 cpu-alert-0 {
15 cpu-alert-1 {
20 cpu-alert-2 {
25 cpu-alert-3 {
30 cpu-alert-4 {
35 cpu-alert-5 {
40 cpu-alert-6 {
45 cpu-crit-0 {
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/
Dfsl-lx2160a.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 // Device Tree Include file for Layerscape-LX2160A family SoC.
5 // Copyright 2018-2020 NXP
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/thermal/thermal.h>
15 interrupt-parent = <&gic>;
16 #address-cells = <2>;
17 #size-cells = <2>;
24 #address-cells = <1>;
[all …]
Dfsl-ls1046a.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree Include file for NXP Layerscape-1046A family SoC.
11 #include <dt-bindings/interrupt-controller/arm-gic.h>
12 #include <dt-bindings/thermal/thermal.h>
16 interrupt-parent = <&gic>;
17 #address-cells = <2>;
18 #size-cells = <2>;
35 #address-cells = <1>;
36 #size-cells = <0>;
38 cpu0: cpu@0 {
[all …]
/kernel/linux/linux-5.10/arch/powerpc/include/asm/
Dpaca.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
21 #include <asm/exception-64e.h>
23 #include <asm/exception-64s.h>
33 #include <asm-generic/mmiowb_types.h>
49 #define get_lppaca() (get_paca()->lppaca_ptr)
52 #define get_slb_shadow() (get_paca()->slb_shadow_ptr)
68 * read-only (after boot) fields in the first cacheline to
93 u64 data_offset; /* per cpu data offset */
96 /* this becomes non-zero. */
103 u64 dscr_default; /* per-CPU default DSCR */
[all …]
/kernel/linux/linux-4.19/arch/powerpc/include/asm/
Dpaca.h25 #include <asm/exception-64e.h>
27 #include <asm/exception-64s.h>
51 #define get_lppaca() (get_paca()->lppaca_ptr)
54 #define get_slb_shadow() (get_paca()->slb_shadow_ptr)
69 * read-only (after boot) fields in the first cacheline to
94 u64 data_offset; /* per cpu data offset */
97 /* this becomes non-zero. */
104 u64 dscr_default; /* per-CPU default DSCR */
126 /* Shared by all threads of a core -- points to tcd of first thread */
131 * in each of four exception levels (normal, crit, mcheck, debug).
[all …]
/kernel/linux/linux-5.10/arch/powerpc/kvm/
Dbook3s.c1 // SPDX-License-Identifier: GPL-2.0-only
7 * Kevin Wolf <mail@kevin-wolf.de>
77 if (is_kvmppc_hv_enabled(vcpu->kvm)) in kvmppc_update_int_pending()
89 bool crit; in kvmppc_critical_section() local
91 if (is_kvmppc_hv_enabled(vcpu->kvm)) in kvmppc_critical_section()
97 /* Truncate crit indicators in 32 bit mode */ in kvmppc_critical_section()
103 /* Critical section when crit == r1 */ in kvmppc_critical_section()
104 crit = (crit_raw == crit_r1); in kvmppc_critical_section()
106 crit = crit && !(kvmppc_get_msr(vcpu) & MSR_PR); in kvmppc_critical_section()
108 return crit; in kvmppc_critical_section()
[all …]
/kernel/linux/linux-4.19/arch/powerpc/kvm/
Dbook3s.c6 * Kevin Wolf <mail@kevin-wolf.de>
79 if (vcpu->arch.hflags & BOOK3S_HFLAG_SPLIT_HACK) { in kvmppc_unfixup_split_real()
86 vcpu->arch.hflags &= ~BOOK3S_HFLAG_SPLIT_HACK; in kvmppc_unfixup_split_real()
93 if (!is_kvmppc_hv_enabled(vcpu->kvm)) in kvmppc_interrupt_offset()
94 return to_book3s(vcpu)->hior; in kvmppc_interrupt_offset()
101 if (is_kvmppc_hv_enabled(vcpu->kvm)) in kvmppc_update_int_pending()
113 bool crit; in kvmppc_critical_section() local
115 if (is_kvmppc_hv_enabled(vcpu->kvm)) in kvmppc_critical_section()
121 /* Truncate crit indicators in 32 bit mode */ in kvmppc_critical_section()
127 /* Critical section when crit == r1 */ in kvmppc_critical_section()
[all …]

123456