Home
last modified time | relevance | path

Searched full:ddr50 (Results 1 – 25 of 87) sorted by relevance

1234

/kernel/linux/linux-4.19/Documentation/devicetree/bindings/mmc/
Dsdhci-omap.txt11 "ddr50-rev11", "sdr104-rev11", "ddr50", "sdr104",
Dsdhci-st.txt57 - sd-uhs-ddr50: To enable the DDR50 in the mmcss.
109 sd-uhs-ddr50;
Dsdhci-cadence.txt42 - cdns,phy-input-delay-sd-uhs-ddr50:
43 Value of the delay in the input path for SD UHS DDR50 timing
Dbrcm,sdhci-brcmstb.txt26 sd-uhs-ddr50;
Dmmc.txt40 - sd-uhs-ddr50: SD UHS DDR50 speed is supported
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/
Dsdhci-st.txt57 - sd-uhs-ddr50: To enable the DDR50 in the mmcss.
109 sd-uhs-ddr50;
Dsdhci-omap.txt15 "ddr50-rev11", "sdr104-rev11", "ddr50", "sdr104",
Dcdns,sdhci.yaml67 cdns,phy-input-delay-sd-uhs-ddr50:
68 description: Value of the delay in the input path for SD UHS DDR50 timing
Dsdhci-am654.yaml93 ti,otap-del-sel-ddr50:
94 description: Output tap delay for SD UHS DDR50 timing
Dmmc-controller.yaml151 sd-uhs-ddr50:
154 SD UHS DDR50 speed is supported.
339 "^clk-phase-(legacy|sd-hs|mmc-(hs|hs[24]00|ddr52)|uhs-(sdr(12|25|50|104)|ddr50))$":
Dbrcm,sdhci-brcmstb.txt22 sd-uhs-ddr50;
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dstih410-b2120.dts34 sd-uhs-ddr50;
Dstih418-b2199.dts84 sd-uhs-ddr50;
Ddra72-evm.dts94 pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
Ddra72-evm-revc.dts124 pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dstih410-b2120.dts37 sd-uhs-ddr50;
Ddra72-evm.dts59 pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
Dstih418-b2199.dts87 sd-uhs-ddr50;
Ddra72-evm-revc.dts100 pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
Ddra7-evm.dts358 …pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50-rev11", "sdr104-rev11", "ddr50"…
/kernel/linux/linux-5.10/drivers/mmc/host/
Ddw_mmc-k3.c84 {0}, /* 7: DDR50 */
96 {0}, /* 7: DDR50 */
Dsdhci-pxav3.c140 * According to erratum 'FE-2946959' both SDR50 and DDR50 in armada_38x_quirks()
147 …dev_warn(&pdev->dev, "conf-sdio3 register not found: disabling SDR50 and DDR50 modes.\nConsider up… in armada_38x_quirks()
/kernel/linux/linux-4.19/drivers/mmc/host/
Ddw_mmc-k3.c88 {0}, /* 7: DDR50 */
100 {0}, /* 7: DDR50 */
Dsdhci-tegra.c214 * In DDR50/52 modes the Tegra SDHCI controllers require the SDHCI in tegra_sdhci_set_clock()
221 * will always result in the correct value for DDR50/52 modes, in tegra_sdhci_set_clock()
Dsdhci-pxav3.c152 * According to erratum 'FE-2946959' both SDR50 and DDR50 in armada_38x_quirks()
159 …dev_warn(&pdev->dev, "conf-sdio3 register not found: disabling SDR50 and DDR50 modes.\nConsider up… in armada_38x_quirks()

1234