Home
last modified time | relevance | path

Searched +full:frame +full:- +full:master (Results 1 – 25 of 1052) sorted by relevance

12345678910>>...43

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Dsimple-card.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/sound/simple-card.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
14 frame-master:
15 description: Indicates dai-link frame master.
16 $ref: /schemas/types.yaml#/definitions/phandle-array
19 bitclock-master:
20 description: Indicates dai-link bit clock master
[all …]
Dmikroe,mikroe-proto.txt1 Mikroe-PROTO audio board
4 - compatible: "mikroe,mikroe-proto"
5 - dai-format: Must be "i2s".
6 - i2s-controller: The phandle of the I2S controller.
7 - audio-codec: The phandle of the WM8731 audio codec.
9 - model: The user-visible name of this sound complex.
10 - bitclock-master: Indicates dai-link bit clock master; for details see simple-card.txt (1).
11 - frame-master: Indicates dai-link frame master; for details see simple-card.txt (1).
13 (1) : There must be the same master for both bit and frame clocks.
17 compatible = "mikroe,mikroe-proto";
[all …]
Dmarvell,mmp-sspa.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/marvell,mmp-sspa.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lubomir Rintel <lkundrak@v3.sk>
14 pattern: "^audio-controller(@.*)?$"
17 const: marvell,mmp-sspa
21 - description: RX block
22 - description: TX block
29 - description: Clock for the Audio block
[all …]
Dfsl-asoc-card.txt23 "fsl,imx-audio-ac97"
25 "fsl,imx-audio-cs42888"
27 "fsl,imx-audio-cs427x"
30 "fsl,imx-audio-wm8962"
32 "fsl,imx-audio-sgtl5000"
33 (compatible with Documentation/devicetree/bindings/sound/imx-audio-sgtl5000.txt)
35 "fsl,imx-audio-wm8960"
37 "fsl,imx-audio-mqs"
39 "fsl,imx-audio-wm8524"
41 "fsl,imx-audio-tlv320aic32x4"
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/sound/
Dsimple-card.txt1 Simple-Card:
3 Simple-Card specifies audio DAI connections of SoC <-> codec.
7 - compatible : "simple-audio-card"
11 - simple-audio-card,name : User specified audio sound card name, one string
13 - simple-audio-card,widgets : Please refer to widgets.txt.
14 - simple-audio-card,routing : A list of the connections between audio components.
18 - simple-audio-card,mclk-fs : Multiplication factor between stream rate and codec
19 mclk. When defined, mclk-fs property defined in
20 dai-link sub nodes are ignored.
21 - simple-audio-card,hp-det-gpio : Reference to GPIO that signals when
[all …]
Dsimple-scu-card.txt9 - compatible : "simple-scu-audio-card"
10 "renesas,rsrc-card"
13 - simple-audio-card,name : see simple-audio-card.txt
14 - simple-audio-card,cpu : see simple-audio-card.txt
15 - simple-audio-card,codec : see simple-audio-card.txt
19 - simple-audio-card,format : see simple-audio-card.txt
20 - simple-audio-card,frame-master : see simple-audio-card.txt
21 - simple-audio-card,bitclock-master : see simple-audio-card.txt
22 - simple-audio-card,bitclock-inversion : see simple-audio-card.txt
23 - simple-audio-card,frame-inversion : see simple-audio-card.txt
[all …]
/kernel/linux/linux-5.10/Documentation/sound/soc/
Dclocking.rst9 Master Clock
10 ------------
12 Every audio subsystem is driven by a master clock (sometimes referred to as MCLK
13 or SYSCLK). This audio master clock can be derived from a number of sources
17 Some master clocks (e.g. PLLs and CPU based clocks) are configurable in that
19 power). Other master clocks are fixed at a set frequency (i.e. crystals).
23 ----------
28 The DAI also has a frame clock to signal the start of each audio frame. This
29 clock is sometimes referred to as LRC (left right clock) or FRAME. This clock
32 Bit Clock can be generated as follows:-
[all …]
/kernel/linux/linux-4.19/Documentation/sound/soc/
Dclocking.rst9 Master Clock
10 ------------
12 Every audio subsystem is driven by a master clock (sometimes referred to as MCLK
13 or SYSCLK). This audio master clock can be derived from a number of sources
17 Some master clocks (e.g. PLLs and CPU based clocks) are configurable in that
19 power). Other master clocks are fixed at a set frequency (i.e. crystals).
23 ----------
28 The DAI also has a frame clock to signal the start of each audio frame. This
29 clock is sometimes referred to as LRC (left right clock) or FRAME. This clock
32 Bit Clock can be generated as follows:-
[all …]
/kernel/linux/linux-5.10/net/hsr/
Dhsr_forward.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright 2011-2014 Autronica Fire and Security AS
5 * 2011-2014 Arvid Brodin, arvid.brodin@alten.se
7 * Frame router for HSR and PRP.
24 * --
25 * Or not - resetting the counter and bridging the frame would create a
29 * frame is received from a particular node, we know something is wrong.
45 if (!ether_addr_equal(eth_hdr->h_dest, in is_supervision_frame()
46 hsr->sup_multicast_addr)) in is_supervision_frame()
50 if (!(eth_hdr->h_proto == htons(ETH_P_PRP) || in is_supervision_frame()
[all …]
/kernel/linux/linux-5.10/include/linux/dma/
Dxilinx_dma.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Copyright (C) 2010-2014 Xilinx, Inc. All rights reserved.
11 #include <linux/dma-mapping.h>
15 * struct xilinx_vdma_config - VDMA Configuration structure
16 * @frm_dly: Frame delay
17 * @gen_lock: Whether in gen-lock mode
18 * @master: Master that it syncs to
19 * @frm_cnt_en: Enable frame count enable
21 * @park_frm: Frame to park on
25 * @ext_fsync: External Frame Sync source
[all …]
/kernel/linux/linux-4.19/include/linux/dma/
Dxilinx_dma.h4 * Copyright (C) 2010-2014 Xilinx, Inc. All rights reserved.
15 #include <linux/dma-mapping.h>
19 * struct xilinx_vdma_config - VDMA Configuration structure
20 * @frm_dly: Frame delay
21 * @gen_lock: Whether in gen-lock mode
22 * @master: Master that it syncs to
23 * @frm_cnt_en: Enable frame count enable
25 * @park_frm: Frame to park on
29 * @ext_fsync: External Frame Sync source
35 int master; member
/kernel/linux/linux-4.19/net/hsr/
Dhsr_forward.c1 /* Copyright 2011-2014 Autronica Fire and Security AS
9 * 2011-2014 Arvid Brodin, arvid.brodin@alten.se
40 * --
41 * Or not - resetting the counter and bridging the frame would create a
45 * frame is received from a particular node, we know something is wrong.
61 if (!ether_addr_equal(ethHdr->h_dest, in is_supervision_frame()
62 hsr->sup_multicast_addr)) in is_supervision_frame()
66 if (!(ethHdr->h_proto == htons(ETH_P_PRP) in is_supervision_frame()
67 || ethHdr->h_proto == htons(ETH_P_HSR))) in is_supervision_frame()
71 if (ethHdr->h_proto == htons(ETH_P_HSR)) { /* Okay HSRv1. */ in is_supervision_frame()
[all …]
/kernel/linux/linux-4.19/drivers/spi/
Dspi-sh-msiof.c2 * SuperH MSIOF SPI Master Interface
6 * Copyright (C) 2014-2017 Glider bvba
18 #include <linux/dma-mapping.h>
46 struct spi_master *master; member
88 #define MDR1_TRMD 0x80000000 /* Transfer Mode (1 = Master mode) */
92 #define MDR1_SYNCAC_SHIFT 25 /* Sync Polarity (1 = Active-low) */
95 #define MDR1_SYNCDL_SHIFT 16 /* Frame Sync Signal Timing Delay */
96 #define MDR1_FLD_MASK 0x0000000c /* Frame Sync Signal Interval (0-3) */
105 #define MDR2_BITLEN1(i) (((i) - 1) << 24) /* Data Size (8-32 bits) */
106 #define MDR2_WDLEN1(i) (((i) - 1) << 16) /* Word Count (1-64/256 (SH, A1))) */
[all …]
/kernel/linux/linux-5.10/sound/soc/ti/
Ddavinci-i2s.c1 // SPDX-License-Identifier: GPL-2.0-only
9 * based on davinci-mcasp.c DT support
31 #include "edma-pcm.h"
32 #include "davinci-i2s.h"
34 #define DRV_NAME "davinci-i2s"
39 * - This driver supports the "Audio Serial Port" (ASP),
42 * - But it labels it a "Multi-channel Buffered Serial Port"
44 * backward-compatible, possibly explaining that confusion.
46 * - OMAP chips have a controller called McBSP, which is
49 * - Newer DaVinci chips have a controller called McASP,
[all …]
/kernel/linux/linux-5.10/drivers/media/v4l2-core/
Dv4l2-ctrls.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #define pr_fmt(fmt) "v4l2-ctrls: " fmt
15 #include <media/v4l2-ctrls.h>
16 #include <media/v4l2-dev.h>
17 #include <media/v4l2-device.h>
18 #include <media/v4l2-event.h>
19 #include <media/v4l2-fwnode.h>
20 #include <media/v4l2-ioctl.h>
23 if (!WARN_ON(!(vdev)) && ((vdev)->dev_debug & V4L2_DEV_DEBUG_CTRL)) \
28 #define has_op(master, op) \ argument
[all …]
/kernel/linux/linux-4.19/include/linux/soundwire/
Dsdw.h1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
2 // Copyright(c) 2015-17 Intel Corporation.
22 /* SDW Master Device Number, not supported yet */
26 /* frame shape defines */
45 * enum sdw_slave_status - Slave status
59 * enum sdw_command_response - Command response as defined by SDW spec
111 * enum sdw_p15_behave - Slave Port 15 behaviour when the Master attempts a
122 * enum sdw_dpn_type - Data port types
137 * enum sdw_clk_stop_mode - Clock Stop modes
140 * @SDW_CLK_STOP_MODE1: Slave may have entered a deeper power-saving mode,
[all …]
/kernel/linux/linux-4.19/drivers/media/v4l2-core/
Dv4l2-ctrls.c18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 #include <media/v4l2-ioctl.h>
26 #include <media/v4l2-device.h>
27 #include <media/v4l2-ctrls.h>
28 #include <media/v4l2-event.h>
29 #include <media/v4l2-dev.h>
31 #define has_op(master, op) \ argument
32 (master->ops && master->ops->op)
33 #define call_op(master, op) \ argument
34 (has_op(master, op) ? master->ops->op(master) : 0)
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dpxa300-raumfeld-connector.dts1 // SPDX-License-Identifier: GPL-2.0
3 /dts-v1/;
5 #include "pxa300-raumfeld-common.dtsi"
6 #include "pxa300-raumfeld-tuneable-clock.dtsi"
10 compatible = "raumfeld,raumfeld-connector-pxa303", "marvell,pxa300";
13 compatible = "simple-audio-card";
14 simple-audio-card,name = "Raumfeld Connector";
15 #address-cells = <1>;
16 #size-cells = <0>;
18 simple-audio-card,dai-link@0 {
[all …]
/kernel/linux/linux-4.19/arch/arm64/boot/dts/freescale/
Dfsl-ls1012a-frdm.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
10 #include "fsl-ls1012a.dtsi"
14 compatible = "fsl,ls1012a-frdm", "fsl,ls1012a";
16 sys_mclk: clock-mclk {
17 compatible = "fixed-clock";
18 #clock-cells = <0>;
19 clock-frequency = <25000000>;
22 reg_1p8v: regulator-1p8v {
23 compatible = "regulator-fixed";
[all …]
/kernel/linux/linux-4.19/sound/soc/davinci/
Ddavinci-i2s.c8 * based on davinci-mcasp.c DT support
34 #include "edma-pcm.h"
35 #include "davinci-i2s.h"
37 #define DRV_NAME "davinci-i2s"
42 * - This driver supports the "Audio Serial Port" (ASP),
45 * - But it labels it a "Multi-channel Buffered Serial Port"
47 * backward-compatible, possibly explaining that confusion.
49 * - OMAP chips have a controller called McBSP, which is
52 * - Newer DaVinci chips have a controller called McASP,
151 * if the codec is master and is using an unnecessarily fast bit clock
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/freescale/
Dfsl-ls1012a-oxalis.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 /dts-v1/;
11 #include "fsl-ls1012a.dtsi"
15 compatible = "ebs-systart,oxalis", "fsl,ls1012a";
17 sys_mclk: clock-mclk {
18 compatible = "fixed-clock";
19 #clock-cells = <0>;
20 clock-frequency = <25000000>;
23 reg_1p8v: regulator-1p8v {
24 compatible = "regulator-fixed";
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/ti/wl12xx/
Dconf.h1 /* SPDX-License-Identifier: GPL-2.0-only */
39 * in WLAN / BT master basic rate
41 * Range: 0 - 255 (ms)
50 * Range: 0 - 255 (ms)
57 * in WLAN / BT master EDR
59 * Range: 0 - 255 (ms)
68 * Range: 0 - 255 (ms)
75 * in WLAN PSM / BT master/slave BR
77 * Range: 0 - 255 (ms)
84 * in WLAN PSM / BT master/slave EDR
[all …]
/kernel/linux/linux-4.19/drivers/misc/
Dpti.c2 * pti.c - PTI driver for cJTAG data extration
35 #include <linux/intel-pti.h>
48 #define MODEM_BASE_ID 71 /* modem master ID address */
49 #define CONTROL_ID 72 /* control master ID address */
50 #define CONSOLE_ID 73 /* console master ID address */
51 #define OS_BASE_ID 74 /* base OS master ID address */
52 #define APP_BASE_ID 80 /* base App master ID address */
53 #define CONTROL_FRAME_LEN 32 /* PTI control frame maximum size */
91 * pti_write_to_aperture()- The private write function to PTI HW.
94 * a master and channel ID.
[all …]
/kernel/linux/linux-5.10/drivers/misc/
Dpti.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * pti.c - PTI driver for cJTAG data extration
27 #include <linux/intel-pti.h>
40 #define MODEM_BASE_ID 71 /* modem master ID address */
41 #define CONTROL_ID 72 /* control master ID address */
42 #define CONSOLE_ID 73 /* console master ID address */
43 #define OS_BASE_ID 74 /* base OS master ID address */
44 #define APP_BASE_ID 80 /* base App master ID address */
45 #define CONTROL_FRAME_LEN 32 /* PTI control frame maximum size */
83 * pti_write_to_aperture()- The private write function to PTI HW.
[all …]
/kernel/linux/linux-4.19/drivers/net/wireless/ti/wl12xx/
Dconf.h18 * 02110-1301 USA
53 * in WLAN / BT master basic rate
55 * Range: 0 - 255 (ms)
64 * Range: 0 - 255 (ms)
71 * in WLAN / BT master EDR
73 * Range: 0 - 255 (ms)
82 * Range: 0 - 255 (ms)
89 * in WLAN PSM / BT master/slave BR
91 * Range: 0 - 255 (ms)
98 * in WLAN PSM / BT master/slave EDR
[all …]

12345678910>>...43