Home
last modified time | relevance | path

Searched +full:g4 +full:- +full:pinctrl (Results 1 – 25 of 32) sorted by relevance

12

/kernel/linux/linux-4.19/Documentation/devicetree/bindings/pinctrl/
Dpinctrl-aspeed.txt8 Required properties for g4:
9 - compatible : Should be one of the following:
10 "aspeed,ast2400-pinctrl"
11 "aspeed,g4-pinctrl"
14 - compatible : Should be one of the following:
15 "aspeed,ast2500-pinctrl"
16 "aspeed,g5-pinctrl"
18 - aspeed,external-nodes: A cell of phandles to external controller nodes:
19 0: compatible with "aspeed,ast2500-gfx", "syscon"
20 1: compatible with "aspeed,ast2500-lhc", "syscon"
[all …]
/kernel/linux/linux-4.19/drivers/pinctrl/aspeed/
DMakefile1 # Aspeed pinctrl support
3 ccflags-y += -Woverride-init
4 obj-$(CONFIG_PINCTRL_ASPEED) += pinctrl-aspeed.o
5 obj-$(CONFIG_PINCTRL_ASPEED_G4) += pinctrl-aspeed-g4.o
6 obj-$(CONFIG_PINCTRL_ASPEED_G5) += pinctrl-aspeed-g5.o
Dpinctrl-aspeed-g5.c17 #include <linux/pinctrl/pinctrl.h>
18 #include <linux/pinctrl/pinmux.h>
19 #include <linux/pinctrl/pinconf.h>
20 #include <linux/pinctrl/pinconf-generic.h>
25 #include "../pinctrl-utils.h"
26 #include "pinctrl-aspeed.h"
33 /* LHCR0 is offset from the end of the H8S/2168-compatible registers */
1294 #define G4 183 macro
1297 MS_PIN_DECL_(G4, SIG_EXPR_LIST_PTR(GPIOW7), SIG_EXPR_LIST_PTR(ADC7));
1298 FUNC_GROUP_DECL(ADC7, G4);
[all …]
Dpinctrl-aspeed-g4.c16 #include <linux/pinctrl/pinctrl.h>
17 #include <linux/pinctrl/pinmux.h>
18 #include <linux/pinctrl/pinconf.h>
19 #include <linux/pinctrl/pinconf-generic.h>
24 #include "../pinctrl-utils.h"
25 #include "pinctrl-aspeed.h"
1011 * it is only mentioned in one location. Particularly, the Multi-function Pins
1749 /* Note we account for GPIOY4-GPIOY7 even though they're not valid, thus 216
1750 * pins becomes 220. Four additional non-GPIO-capable pins are present for USB.
2322 /* GPIOs T[0-5] (RGMII1 Tx pins) */
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/aspeed/
DMakefile1 # SPDX-License-Identifier: GPL-2.0-only
2 # Aspeed pinctrl support
4 ccflags-y += $(call cc-option,-Woverride-init)
5 obj-$(CONFIG_PINCTRL_ASPEED) += pinctrl-aspeed.o pinmux-aspeed.o
6 obj-$(CONFIG_PINCTRL_ASPEED_G4) += pinctrl-aspeed-g4.o
7 obj-$(CONFIG_PINCTRL_ASPEED_G5) += pinctrl-aspeed-g5.o
8 obj-$(CONFIG_PINCTRL_ASPEED_G6) += pinctrl-aspeed-g6.o
Dpinctrl-aspeed-g5.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 #include <linux/pinctrl/pinctrl.h>
14 #include <linux/pinctrl/pinmux.h>
15 #include <linux/pinctrl/pinconf.h>
16 #include <linux/pinctrl/pinconf-generic.h>
21 #include "../pinctrl-utils.h"
22 #include "pinctrl-aspeed.h"
32 * The "Multi-function Pins Mapping and Control" table in the SoC datasheet
35 * opposed to naming them e.g. PINMUX_CTRL_[0-9]). Further, signal expressions
45 #define SCU80 0x80 /* Multi-function Pin Control #1 */
[all …]
Dpinctrl-aspeed-g4.c1 // SPDX-License-Identifier: GPL-2.0-or-later
12 #include <linux/pinctrl/pinctrl.h>
13 #include <linux/pinctrl/pinmux.h>
14 #include <linux/pinctrl/pinconf.h>
15 #include <linux/pinctrl/pinconf-generic.h>
20 #include "../pinctrl-utils.h"
21 #include "pinmux-aspeed.h"
22 #include "pinctrl-aspeed.h"
32 * The "Multi-function Pins Mapping and Control" table in the SoC datasheet
35 * opposed to naming them e.g. PINMUX_CTRL_[0-9]). Further, signal expressions
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Daspeed-bmc-facebook-wedge100.dts1 // SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include "aspeed-g4.dtsi"
9 compatible = "facebook,wedge100-bmc", "aspeed,ast2400";
23 stdout-path = &uart3;
34 aspeed,reset-type = "system";
39 aspeed,reset-type = "system";
46 m25p,fast-read;
48 #include "facebook-bmc-flash-layout.dtsi"
54 pinctrl-names = "default";
[all …]
Daspeed-bmc-facebook-wedge40.dts1 // SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include "aspeed-g4.dtsi"
9 compatible = "facebook,wedge40-bmc", "aspeed,ast2400";
23 stdout-path = &uart3;
31 ast-adc-hwmon {
32 compatible = "iio-hwmon";
33 io-channels = <&adc 5>, <&adc 6>, <&adc 7>, <&adc 8>, <&adc 9>;
39 aspeed,reset-type = "system";
50 m25p,fast-read;
[all …]
Daspeed-bmc-microsoft-olympus.dts1 //SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include "aspeed-g4.dtsi"
6 #include <dt-bindings/gpio/aspeed-gpio.h>
10 compatible = "microsoft,olympus-bmc", "aspeed,ast2400";
13 stdout-path = &uart5;
21 reserved-memory {
22 #address-cells = <1>;
23 #size-cells = <1>;
27 no-map;
[all …]
Daspeed-bmc-opp-vesnin.dts1 // SPDX-License-Identifier: GPL-2.0+
3 /dts-v1/;
5 #include "aspeed-g4.dtsi"
6 #include <dt-bindings/gpio/aspeed-gpio.h>
10 compatible = "yadro,vesnin-bmc", "aspeed,ast2400";
13 stdout-path = &uart5;
21 reserved-memory {
22 #address-cells = <1>;
23 #size-cells = <1>;
27 no-map;
[all …]
Daspeed-bmc-opp-palmetto.dts1 // SPDX-License-Identifier: GPL-2.0+
2 /dts-v1/;
4 #include "aspeed-g4.dtsi"
5 #include <dt-bindings/gpio/aspeed-gpio.h>
9 compatible = "tyan,palmetto-bmc", "aspeed,ast2400";
12 stdout-path = &uart5;
20 reserved-memory {
21 #address-cells = <1>;
22 #size-cells = <1>;
26 no-map;
[all …]
Daspeed-bmc-quanta-q71l.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
3 #include "aspeed-g4.dtsi"
4 #include <dt-bindings/gpio/aspeed-gpio.h>
8 compatible = "quanta,q71l-bmc", "aspeed,ast2400";
30 stdout-path = &uart5;
38 reserved-memory {
39 #address-cells = <1>;
40 #size-cells = <1>;
44 no-map;
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Daspeed,ast2400-pinctrl.yaml1 # SPDX-License-Identifier: GPL-2.0-or-later
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/aspeed,ast2400-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Jeffery <andrew@aj.id.au>
16 - compatible: Should be one of the following:
17 "aspeed,ast2400-scu", "syscon", "simple-mfd"
24 const: aspeed,ast2400-pinctrl
27 A hint for the memory regions associated with the pin-controller
55 - compatible
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Daspeed-bmc-opp-palmetto.dts1 // SPDX-License-Identifier: GPL-2.0+
2 /dts-v1/;
4 #include "aspeed-g4.dtsi"
5 #include <dt-bindings/gpio/aspeed-gpio.h>
9 compatible = "tyan,palmetto-bmc", "aspeed,ast2400";
12 stdout-path = &uart5;
20 reserved-memory {
21 #address-cells = <1>;
22 #size-cells = <1>;
26 no-map;
[all …]
Daspeed-bmc-quanta-q71l.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
3 #include "aspeed-g4.dtsi"
4 #include <dt-bindings/gpio/aspeed-gpio.h>
8 compatible = "quanta,q71l-bmc", "aspeed,ast2400";
11 stdout-path = &uart5;
19 reserved-memory {
20 #address-cells = <1>;
21 #size-cells = <1>;
25 no-map;
[all …]
Daspeed-g4.dtsi1 // SPDX-License-Identifier: GPL-2.0+
2 #include <dt-bindings/clock/aspeed-clock.h>
7 #address-cells = <1>;
8 #size-cells = <1>;
9 interrupt-parent = <&vic>;
35 #address-cells = <1>;
36 #size-cells = <0>;
39 compatible = "arm,arm926ej-s";
51 compatible = "simple-bus";
52 #address-cells = <1>;
[all …]
/kernel/linux/linux-5.10/drivers/pinctrl/berlin/
Dberlin-bg2cd.c1 // SPDX-License-Identifier: GPL-2.0
3 * Marvell Berlin BG2CD pinctrl driver.
7 * Antoine Ténart <antoine.tenart@free-electrons.com>
44 BERLIN_PINCTRL_GROUP("G4", 0x00, 0x3, 0x0c,
163 .compatible = "marvell,berlin2cd-soc-pinctrl",
167 .compatible = "marvell,berlin2cd-system-pinctrl",
176 of_match_device(berlin2cd_pinctrl_match, &pdev->dev); in berlin2cd_pinctrl_probe()
178 return berlin_pinctrl_probe(pdev, match->data); in berlin2cd_pinctrl_probe()
184 .name = "berlin-bg2cd-pinctrl",
Dberlin-bg2.c1 // SPDX-License-Identifier: GPL-2.0
3 * Marvell Berlin BG2 pinctrl driver.
7 * Antoine Ténart <antoine.tenart@free-electrons.com>
36 BERLIN_PINCTRL_GROUP("G4", 0x00, 0x2, 0x06,
218 .compatible = "marvell,berlin2-soc-pinctrl",
222 .compatible = "marvell,berlin2-system-pinctrl",
231 of_match_device(berlin2_pinctrl_match, &pdev->dev); in berlin2_pinctrl_probe()
233 return berlin_pinctrl_probe(pdev, match->data); in berlin2_pinctrl_probe()
239 .name = "berlin-bg2-pinctrl",
Dberlin-bg2q.c1 // SPDX-License-Identifier: GPL-2.0
3 * Marvell Berlin BG2Q pinctrl driver
7 * Antoine Ténart <antoine.tenart@free-electrons.com>
34 BERLIN_PINCTRL_GROUP("G4", 0x18, 0x3, 0x0c,
380 .compatible = "marvell,berlin2q-soc-pinctrl",
384 .compatible = "marvell,berlin2q-system-pinctrl",
393 of_match_device(berlin2q_pinctrl_match, &pdev->dev); in berlin2q_pinctrl_probe()
395 return berlin_pinctrl_probe(pdev, match->data); in berlin2q_pinctrl_probe()
401 .name = "berlin-bg2q-pinctrl",
/kernel/linux/linux-4.19/drivers/pinctrl/berlin/
Dberlin-bg2cd.c1 // SPDX-License-Identifier: GPL-2.0
3 * Marvell Berlin BG2CD pinctrl driver.
7 * Antoine Ténart <antoine.tenart@free-electrons.com>
44 BERLIN_PINCTRL_GROUP("G4", 0x00, 0x3, 0x0c,
163 .compatible = "marvell,berlin2cd-soc-pinctrl",
167 .compatible = "marvell,berlin2cd-system-pinctrl",
176 of_match_device(berlin2cd_pinctrl_match, &pdev->dev); in berlin2cd_pinctrl_probe()
178 return berlin_pinctrl_probe(pdev, match->data); in berlin2cd_pinctrl_probe()
184 .name = "berlin-bg2cd-pinctrl",
Dberlin-bg2.c1 // SPDX-License-Identifier: GPL-2.0
3 * Marvell Berlin BG2 pinctrl driver.
7 * Antoine Ténart <antoine.tenart@free-electrons.com>
36 BERLIN_PINCTRL_GROUP("G4", 0x00, 0x2, 0x06,
218 .compatible = "marvell,berlin2-soc-pinctrl",
222 .compatible = "marvell,berlin2-system-pinctrl",
231 of_match_device(berlin2_pinctrl_match, &pdev->dev); in berlin2_pinctrl_probe()
233 return berlin_pinctrl_probe(pdev, match->data); in berlin2_pinctrl_probe()
239 .name = "berlin-bg2-pinctrl",
Dberlin-bg2q.c1 // SPDX-License-Identifier: GPL-2.0
3 * Marvell Berlin BG2Q pinctrl driver
7 * Antoine Ténart <antoine.tenart@free-electrons.com>
34 BERLIN_PINCTRL_GROUP("G4", 0x18, 0x3, 0x0c,
380 .compatible = "marvell,berlin2q-soc-pinctrl",
384 .compatible = "marvell,berlin2q-system-pinctrl",
393 of_match_device(berlin2q_pinctrl_match, &pdev->dev); in berlin2q_pinctrl_probe()
395 return berlin_pinctrl_probe(pdev, match->data); in berlin2q_pinctrl_probe()
401 .name = "berlin-bg2q-pinctrl",
/kernel/linux/linux-4.19/Documentation/driver-api/
Dpinctl.rst2 PINCTRL (PIN CONTROL) subsystem
9 - Enumerating and naming controllable pins
11 - Multiplexing of pins, pads, fingers (etc) see below for details
13 - Configuration of pins, pads, fingers (etc), such as software-controlled
14 biasing and driving mode specific pins, such as pull-up/down, open drain,
17 Top-level interface
22 - A pin controller is a piece of hardware, usually a set of registers, that
28 - PINS are equal to pads, fingers, balls or whatever packaging input or
32 be sparse - i.e. there may be gaps in the space with numbers where no
62 #include <linux/pinctrl/pinctrl.h>
[all …]
/kernel/linux/linux-5.10/Documentation/driver-api/
Dpinctl.rst2 PINCTRL (PIN CONTROL) subsystem
9 - Enumerating and naming controllable pins
11 - Multiplexing of pins, pads, fingers (etc) see below for details
13 - Configuration of pins, pads, fingers (etc), such as software-controlled
14 biasing and driving mode specific pins, such as pull-up/down, open drain,
17 Top-level interface
22 - A pin controller is a piece of hardware, usually a set of registers, that
28 - PINS are equal to pads, fingers, balls or whatever packaging input or
32 be sparse - i.e. there may be gaps in the space with numbers where no
62 #include <linux/pinctrl/pinctrl.h>
[all …]

12