Home
last modified time | relevance | path

Searched +full:imx1 +full:- +full:clock (Results 1 – 25 of 44) sorted by relevance

12

/kernel/linux/linux-4.19/arch/arm/boot/dts/
Dimx1.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include "imx1-pinfunc.h"
7 #include <dt-bindings/clock/imx1-clock.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
16 * pre-existing /chosen node to be available to insert the
34 aitc: aitc-interrupt-controller@223000 {
35 compatible = "fsl,imx1-aitc", "fsl,avic";
[all …]
Dimx35.dtsi1 // SPDX-License-Identifier: GPL-2.0
7 #include "imx35-pinfunc.h"
10 #address-cells = <1>;
11 #size-cells = <1>;
14 * pre-existing /chosen node to be available to insert the
32 #address-cells = <1>;
33 #size-cells = <0>;
36 compatible = "arm,arm1136jf-s";
42 avic: avic-interrupt-controller@68000000 {
43 compatible = "fsl,imx35-avic", "fsl,avic";
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx1.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include "imx1-pinfunc.h"
7 #include <dt-bindings/clock/imx1-clock.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
16 * pre-existing /chosen node to be available to insert the
34 aitc: aitc-interrupt-controller@223000 {
35 compatible = "fsl,imx1-aitc", "fsl,avic";
[all …]
Dimx35.dtsi1 // SPDX-License-Identifier: GPL-2.0
7 #include "imx35-pinfunc.h"
10 #address-cells = <1>;
11 #size-cells = <1>;
14 * pre-existing /chosen node to be available to insert the
38 #address-cells = <1>;
39 #size-cells = <0>;
42 compatible = "arm,arm1136jf-s";
48 avic: avic-interrupt-controller@68000000 {
49 compatible = "fsl,imx35-avic", "fsl,avic";
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dimx1-clock.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/imx1-clock.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Clock bindings for Freescale i.MX1 CPUs
10 - Alexander Shiyan <shc_work@mail.ru>
13 The clock consumer should specify the desired clock by having the clock
14 ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx1-clock.h
15 for the full list of i.MX1 clock IDs.
19 const: fsl,imx1-ccm
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/clock/
Dimx1-clock.txt1 * Clock bindings for Freescale i.MX1 CPUs
4 - compatible: Should be "fsl,imx1-ccm".
5 - reg: Address and length of the register set.
6 - #clock-cells: Should be <1>.
8 The clock consumer should specify the desired clock by having the clock
9 ID in its "clocks" phandle cell. See include/dt-bindings/clock/imx1-clock.h
10 for the full list of i.MX1 clock IDs.
14 #clock-cells = <1>;
15 compatible = "fsl,imx1-ccm";
20 #pwm-cells = <2>;
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/i2c/
Di2c-imx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/i2c/i2c-imx.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Freescale Inter IC (I2C) and High Speed Inter IC (HS-I2C) for i.MX
10 - Wolfram Sang <wolfram@the-dreams.de>
13 - $ref: /schemas/i2c/i2c-controller.yaml#
18 - const: fsl,imx1-i2c
19 - const: fsl,imx21-i2c
20 - const: fsl,vf610-i2c
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/imx/
Dfsl,imx-fb.txt3 This framebuffer driver supports devices imx1, imx21, imx25, and imx27.
6 - compatible : "fsl,<chip>-fb", chip should be imx1 or imx21
7 - reg : Should contain 1 register ranges(address and length)
8 - interrupts : One interrupt of the fb dev
11 - display: Phandle to a display node as described in
12 Documentation/devicetree/bindings/display/panel/display-timing.txt
14 - bits-per-pixel: Bits per pixel
15 - fsl,pcr: LCDC PCR value
17 - fsl,aus-mode: boolean to enable AUS mode (only for imx21)
20 - lcd-supply: Regulator for LCD supply voltage.
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/display/imx/
Dfsl,imx-fb.txt3 This framebuffer driver supports devices imx1, imx21, imx25, and imx27.
6 - compatible : "fsl,<chip>-fb", chip should be imx1 or imx21
7 - reg : Should contain 1 register ranges(address and length)
8 - interrupts : One interrupt of the fb dev
11 - display: Phandle to a display node as described in
12 Documentation/devicetree/bindings/display/panel/display-timing.txt
14 - bits-per-pixel: Bits per pixel
15 - fsl,pcr: LCDC PCR value
17 - fsl,aus-mode: boolean to enable AUS mode (only for imx21)
20 - lcd-supply: Regulator for LCD supply voltage.
[all …]
/kernel/linux/linux-5.10/drivers/clk/imx/
Dclk-imx1.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/clk-provider.h>
12 #include <dt-bindings/clock/imx1-clock.h>
73 CLK_OF_DECLARE(imx1_ccm, "fsl,imx1-ccm", mx1_clocks_init_dt);
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/rtc/
Drtc-mxc.txt1 * Real Time Clock of the i.MX SoCs
6 - compatible: Should be "fsl,imx1-rtc" or "fsl,imx21-rtc".
7 - reg: physical base address of the controller and length of memory mapped
9 - interrupts: IRQ line for the RTC.
10 - clocks: should contain two entries:
13 - clock-names: should contain:
14 * "ref" for the input reference clock
15 * "ipg" for the SoC RTC clock
20 compatible = "fsl,imx21-rtc";
25 clock-names = "ref", "ipg";
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/rtc/
Drtc-mxc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/rtc/rtc-mxc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Real Time Clock of the i.MX SoCs
10 - $ref: "rtc.yaml#"
13 - Philippe Reynes <tremyfr@gmail.com>
18 - fsl,imx1-rtc
19 - fsl,imx21-rtc
29 - description: input reference
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/pwm/
Dimx-pwm.txt4 - compatible : should be "fsl,<soc>-pwm" and one of the following
6 - "fsl,imx1-pwm" for PWM compatible with the one integrated on i.MX1
7 - "fsl,imx27-pwm" for PWM compatible with the one integrated on i.MX27
8 - reg: physical base address and length of the controller's registers
9 - #pwm-cells: 2 for i.MX1 and 3 for i.MX27 and newer SoCs. See pwm.txt
11 - clocks : Clock specifiers for both ipg and per clocks.
12 - clock-names : Clock names should include both "ipg" and "per"
13 See the clock consumer binding,
14 Documentation/devicetree/bindings/clock/clock-bindings.txt
15 - interrupts: The interrupt for the pwm controller
[all …]
/kernel/linux/linux-4.19/drivers/clk/imx/
Dclk-imx1.c15 * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19 #include <linux/clk-provider.h>
24 #include <dt-bindings/clock/imx1-clock.h>
85 CLK_OF_DECLARE(imx1_ccm, "fsl,imx1-ccm", mx1_clocks_init_dt);
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/bus/
Dimx-weim.txt5 wireless and mobile applications that use low-power technology.
11 - compatible: Should contain one of the following:
12 "fsl,imx1-weim"
13 "fsl,imx27-weim"
14 "fsl,imx51-weim"
15 "fsl,imx50-weim"
16 "fsl,imx6q-weim"
17 - reg: A resource specifier for the register space
19 - clocks: the clock, see the example below.
20 - #address-cells: Must be set to 2 to allow memory address translation
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/
Dfsl,imxgpt.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sascha Hauer <s.hauer@pengutronix.de>
15 - const: fsl,imx1-gpt
16 - const: fsl,imx21-gpt
17 - items:
18 - const: fsl,imx27-gpt
19 - const: fsl,imx21-gpt
20 - const: fsl,imx31-gpt
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/bus/
Dimx-weim.txt5 wireless and mobile applications that use low-power technology.
11 - compatible: Should contain one of the following:
12 "fsl,imx1-weim"
13 "fsl,imx27-weim"
14 "fsl,imx51-weim"
15 "fsl,imx50-weim"
16 "fsl,imx6q-weim"
17 - reg: A resource specifier for the register space
19 - clocks: the clock, see the example below.
20 - #address-cells: Must be set to 2 to allow memory address translation
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pwm/
Dimx-pwm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pwm/imx-pwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Philipp Zabel <p.zabel@pengutronix.de>
13 "#pwm-cells":
18 - 2
19 - 3
23 - enum:
24 - fsl,imx1-pwm
[all …]
/kernel/linux/linux-5.10/drivers/pwm/
Dpwm-imx1.c1 // SPDX-License-Identifier: GPL-2.0
42 ret = clk_prepare_enable(imx->clk_ipg); in pwm_imx1_clk_prepare_enable()
46 ret = clk_prepare_enable(imx->clk_per); in pwm_imx1_clk_prepare_enable()
48 clk_disable_unprepare(imx->clk_ipg); in pwm_imx1_clk_prepare_enable()
59 clk_disable_unprepare(imx->clk_per); in pwm_imx1_clk_disable_unprepare()
60 clk_disable_unprepare(imx->clk_ipg); in pwm_imx1_clk_disable_unprepare()
74 * Bootloader (u-boot or WinCE+haret) has programmed the PWM in pwm_imx1_config()
86 max = readl(imx->mmio_base + MX1_PWMP); in pwm_imx1_config()
89 writel(max - p, imx->mmio_base + MX1_PWMS); in pwm_imx1_config()
104 value = readl(imx->mmio_base + MX1_PWMC); in pwm_imx1_enable()
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/timer/
Dfsl,imxgpt.txt5 - compatible : should be "fsl,<soc>-gpt"
6 - reg : Specifies base physical address and size of the registers.
7 - interrupts : A list of 4 interrupts; one per timer channel.
8 - clocks : The clocks provided by the SoC to drive the timer.
13 compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
17 clock-names = "ipg", "per";
/kernel/linux/linux-5.10/include/soc/imx/
Dtimer.h1 /* SPDX-License-Identifier: GPL-2.0-only */
17 * This is a stop-gap solution for clock drivers like imx1/imx21 which call
18 * mxc_timer_init() to initialize timer for non-DT boot. It can be removed
19 * when these legacy non-DT support is converted or dropped.
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/i2c/
Di2c-imx.txt1 * Freescale Inter IC (I2C) and High Speed Inter IC (HS-I2C) for i.MX
4 - compatible :
5 - "fsl,imx1-i2c" for I2C compatible with the one integrated on i.MX1 SoC
6 - "fsl,imx21-i2c" for I2C compatible with the one integrated on i.MX21 SoC
7 - "fsl,vf610-i2c" for I2C compatible with the one integrated on Vybrid vf610 SoC
8 - reg : Should contain I2C/HS-I2C registers location and length
9 - interrupts : Should contain I2C/HS-I2C interrupt
10 - clocks : Should contain the I2C/HS-I2C clock specifier
13 - clock-frequency : Constains desired I2C/HS-I2C bus clock frequency in Hz.
15 - dmas: A list of two dma specifiers, one for each entry in dma-names.
[all …]
/kernel/linux/linux-4.19/include/soc/imx/
Dtimer.h20 * This is a stop-gap solution for clock drivers like imx1/imx21 which call
21 * mxc_timer_init() to initialize timer for non-DT boot. It can be removed
22 * when these legacy non-DT support is converted or dropped.
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/spi/
Dfsl-imx-cspi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/spi/fsl-imx-cspi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Shawn Guo <shawnguo@kernel.org>
13 - $ref: "/schemas/spi/spi-controller.yaml#"
18 - const: fsl,imx1-cspi
19 - const: fsl,imx21-cspi
20 - const: fsl,imx27-cspi
21 - const: fsl,imx31-cspi
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/spi/
Dfsl-imx-cspi.txt5 - compatible :
6 - "fsl,imx1-cspi" for SPI compatible with the one integrated on i.MX1
7 - "fsl,imx21-cspi" for SPI compatible with the one integrated on i.MX21
8 - "fsl,imx27-cspi" for SPI compatible with the one integrated on i.MX27
9 - "fsl,imx31-cspi" for SPI compatible with the one integrated on i.MX31
10 - "fsl,imx35-cspi" for SPI compatible with the one integrated on i.MX35
11 - "fsl,imx51-ecspi" for SPI compatible with the one integrated on i.MX51
12 - "fsl,imx53-ecspi" for SPI compatible with the one integrated on i.MX53 and later Soc
13 - reg : Offset and length of the register set for the device
14 - interrupts : Should contain CSPI/eCSPI interrupt
[all …]

12