| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | tegra124-nyan-blaze.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "tegra124-nyan.dtsi" 6 #include "tegra124-nyan-blaze-emc.dtsi" 10 compatible = "google,nyan-blaze-rev10", "google,nyan-blaze-rev9", 11 "google,nyan-blaze-rev8", "google,nyan-blaze-rev7", 12 "google,nyan-blaze-rev6", "google,nyan-blaze-rev5", 13 "google,nyan-blaze-rev4", "google,nyan-blaze-rev3", 14 "google,nyan-blaze-rev2", "google,nyan-blaze-rev1", 15 "google,nyan-blaze-rev0", "google,nyan-blaze", [all …]
|
| D | tegra124-nyan-big.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "tegra124-nyan.dtsi" 6 #include "tegra124-nyan-big-emc.dtsi" 9 model = "Acer Chromebook 13 CB5-311"; 10 compatible = "google,nyan-big-rev7", "google,nyan-big-rev6", 11 "google,nyan-big-rev5", "google,nyan-big-rev4", 12 "google,nyan-big-rev3", "google,nyan-big-rev2", 13 "google,nyan-big-rev1", "google,nyan-big-rev0", 14 "google,nyan-big", "google,nyan", "nvidia,tegra124"; [all …]
|
| D | tegra30-beaver.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 5 #include "tegra30-cpu-opp.dtsi" 6 #include "tegra30-cpu-opp-microvolt.dtsi" 19 stdout-path = "serial0:115200n8"; 29 avdd-pexa-supply = <&ldo1_reg>; 30 vdd-pexa-supply = <&ldo1_reg>; 31 avdd-pexb-supply = <&ldo1_reg>; 32 vdd-pexb-supply = <&ldo1_reg>; 33 avdd-pex-pll-supply = <&ldo1_reg>; [all …]
|
| D | tegra124-jetson-tk1.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 7 #include "tegra124-jetson-tk1-emc.dtsi" 11 compatible = "nvidia,jetson-tk1", "nvidia,tegra124"; 17 /* This order keeps the mapping DB9 connector <-> ttyS0 */ 24 stdout-path = "serial0:115200n8"; 34 avddio-pex-supply = <&vdd_1v05_run>; 35 dvddio-pex-supply = <&vdd_1v05_run>; 36 avdd-pex-pll-supply = <&vdd_1v05_run>; [all …]
|
| D | tegra124-apalis-v1.2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 3 * Copyright 2016-2018 Toradex AG 7 #include "tegra124-apalis-emc.dtsi" 21 avddio-pex-supply = <®_1v05_vdd>; 22 avdd-pex-pll-supply = <®_1v05_vdd>; 23 avdd-pll-erefe-supply = <®_1v05_avdd>; 24 dvddio-pex-supply = <®_1v05_vdd>; 25 hvdd-pex-pll-e-supply = <®_module_3v3>; 26 hvdd-pex-supply = <®_module_3v3>; 27 vddio-pex-ctl-supply = <®_module_3v3>; [all …]
|
| D | tegra124-apalis.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR X11 3 * Copyright 2016-2019 Toradex AG 7 #include "tegra124-apalis-emc.dtsi" 20 avddio-pex-supply = <®_1v05_vdd>; 21 avdd-pex-pll-supply = <®_1v05_vdd>; 22 avdd-pll-erefe-supply = <®_1v05_avdd>; 23 dvddio-pex-supply = <®_1v05_vdd>; 24 hvdd-pex-pll-e-supply = <®_module_3v3>; 25 hvdd-pex-supply = <®_module_3v3>; 26 vddio-pex-ctl-supply = <®_module_3v3>; [all …]
|
| D | tegra114-roth.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 15 linux,initrd-start = <0x82000000>; 16 linux,initrd-end = <0x82800000>; 24 trusted-foundations { 25 compatible = "tlm,trusted-foundations"; 26 tlm,version-major = <2>; 27 tlm,version-minor = <8>; 40 avdd-dsi-csi-supply = <&vdd_1v2_ap>; [all …]
|
| D | ste-href-ab8500.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 #include "ste-ab8500.dtsi" 12 ab8500-gpiocontroller { 14 pinctrl-names = "default"; 15 pinctrl-0 = <&gpio2_default_mode>, 41 * are muxed in as GPIO, and configured as INPUT PULL DOWN 51 input-enable; 52 bias-pull-down; 64 input-enable; 65 bias-pull-down; [all …]
|
| /kernel/linux/linux-4.19/arch/arm/boot/dts/ |
| D | tegra124-nyan-blaze.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "tegra124-nyan.dtsi" 6 #include "tegra124-nyan-blaze-emc.dtsi" 10 compatible = "google,nyan-blaze-rev10", "google,nyan-blaze-rev9", 11 "google,nyan-blaze-rev8", "google,nyan-blaze-rev7", 12 "google,nyan-blaze-rev6", "google,nyan-blaze-rev5", 13 "google,nyan-blaze-rev4", "google,nyan-blaze-rev3", 14 "google,nyan-blaze-rev2", "google,nyan-blaze-rev1", 15 "google,nyan-blaze-rev0", "google,nyan-blaze", [all …]
|
| D | tegra124-nyan-big.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "tegra124-nyan.dtsi" 6 #include "tegra124-nyan-big-emc.dtsi" 9 model = "Acer Chromebook 13 CB5-311"; 10 compatible = "google,nyan-big-rev7", "google,nyan-big-rev6", 11 "google,nyan-big-rev5", "google,nyan-big-rev4", 12 "google,nyan-big-rev3", "google,nyan-big-rev2", 13 "google,nyan-big-rev1", "google,nyan-big-rev0", 14 "google,nyan-big", "google,nyan", "nvidia,tegra124"; [all …]
|
| D | tegra30-beaver.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 17 stdout-path = "serial0:115200n8"; 27 avdd-pexa-supply = <&ldo1_reg>; 28 vdd-pexa-supply = <&ldo1_reg>; 29 avdd-pexb-supply = <&ldo1_reg>; 30 vdd-pexb-supply = <&ldo1_reg>; 31 avdd-pex-pll-supply = <&ldo1_reg>; 32 avdd-plle-supply = <&ldo1_reg>; 33 vddio-pex-ctl-supply = <&sys_3v3_reg>; [all …]
|
| D | tegra124-jetson-tk1.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 7 #include "tegra124-jetson-tk1-emc.dtsi" 11 compatible = "nvidia,jetson-tk1", "nvidia,tegra124"; 17 /* This order keeps the mapping DB9 connector <-> ttyS0 */ 24 stdout-path = "serial0:115200n8"; 34 avddio-pex-supply = <&vdd_1v05_run>; 35 dvddio-pex-supply = <&vdd_1v05_run>; 36 avdd-pex-pll-supply = <&vdd_1v05_run>; [all …]
|
| D | tegra124-apalis-v1.2.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 * Copyright 2016-2018 Toradex AG 7 #include "tegra124-apalis-emc.dtsi" 15 compatible = "toradex,apalis-tk1-v1.2", "toradex,apalis-tk1", 24 avddio-pex-supply = <&vdd_1v05>; 25 avdd-pex-pll-supply = <&vdd_1v05>; 26 avdd-pll-erefe-supply = <&avdd_1v05>; 27 dvddio-pex-supply = <&vdd_1v05>; 28 hvdd-pex-pll-e-supply = <®_3v3>; 29 hvdd-pex-supply = <®_3v3>; [all …]
|
| D | tegra124-apalis.dtsi | 2 * Copyright 2016-2018 Toradex AG 4 * This file is dual-licensed: you can use it either under the terms 43 #include "tegra124-apalis-emc.dtsi" 51 compatible = "toradex,apalis-tk1", "nvidia,tegra124"; 59 avddio-pex-supply = <&vdd_1v05>; 60 avdd-pex-pll-supply = <&vdd_1v05>; 61 avdd-pll-erefe-supply = <&avdd_1v05>; 62 dvddio-pex-supply = <&vdd_1v05>; 63 hvdd-pex-pll-e-supply = <®_3v3>; 64 hvdd-pex-supply = <®_3v3>; [all …]
|
| D | tegra114-roth.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 15 linux,initrd-start = <0x82000000>; 16 linux,initrd-end = <0x82800000>; 24 trusted-foundations { 25 compatible = "tlm,trusted-foundations"; 26 tlm,version-major = <2>; 27 tlm,version-minor = <8>; 40 vdd-supply = <&vdd_1v2_ap>; [all …]
|
| D | ste-href-ab8500.dtsi | 8 * http://www.opensource.org/licenses/gpl-license.html 16 ab8500-gpio { 18 pinctrl-names = "default"; 19 pinctrl-0 = <&gpio2_default_mode>, 45 * are muxed in as GPIO, and configured as INPUT PULL DOWN 55 input-enable; 56 bias-pull-down; 68 input-enable; 69 bias-pull-down; 81 input-enable; [all …]
|
| /kernel/linux/linux-4.19/arch/arm64/boot/dts/nvidia/ |
| D | tegra210-p2571.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra210-p2530.dtsi" 12 pinctrl-names = "boot"; 13 pinctrl-0 = <&state_boot>; 20 nvidia,enable-input = <TEGRA_PIN_ENABLE>; 21 nvidia,open-drain = <TEGRA_PIN_DISABLE>; 22 nvidia,io-hv = <TEGRA_PIN_DISABLE>; 29 nvidia,enable-input = <TEGRA_PIN_DISABLE>; [all …]
|
| D | tegra210-p2595.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 7 pinctrl-names = "boot"; 8 pinctrl-0 = <&state_boot>; 16 nvidia,enable-input = <TEGRA_PIN_DISABLE>; 17 nvidia,open-drain = <TEGRA_PIN_DISABLE>; 18 nvidia,io-hv = <TEGRA_PIN_ENABLE>; 25 nvidia,enable-input = <TEGRA_PIN_ENABLE>; 26 nvidia,open-drain = <TEGRA_PIN_DISABLE>; 27 nvidia,io-hv = <TEGRA_PIN_ENABLE>; 34 nvidia,enable-input = <TEGRA_PIN_ENABLE>; [all …]
|
| D | tegra210-p2597.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 16 avdd-io-supply = <&avdd_1v05>; 17 vdd-pll-supply = <&vdd_1v8>; 18 hdmi-supply = <&vdd_hdmi>; 20 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 21 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(CC, 1) 27 pinctrl-names = "boot"; 28 pinctrl-0 = <&state_boot>; 36 nvidia,enable-input = <TEGRA_PIN_DISABLE>; [all …]
|
| D | tegra210-smaug.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/mfd/max77620.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 12 compatible = "google,smaug-rev8", "google,smaug-rev7", 13 "google,smaug-rev6", "google,smaug-rev5", 14 "google,smaug-rev4", "google,smaug-rev3", 15 "google,smaug-rev2", "google,smaug-rev1", 24 stdout-path = "serial0:115200n8"; [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/nvidia/ |
| D | tegra210-p2571.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include "tegra210-p2530.dtsi" 12 pinctrl-names = "boot"; 13 pinctrl-0 = <&state_boot>; 20 nvidia,enable-input = <TEGRA_PIN_ENABLE>; 21 nvidia,open-drain = <TEGRA_PIN_DISABLE>; 22 nvidia,io-hv = <TEGRA_PIN_DISABLE>; 29 nvidia,enable-input = <TEGRA_PIN_DISABLE>; [all …]
|
| D | tegra210-p2595.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 7 pinctrl-names = "boot"; 8 pinctrl-0 = <&state_boot>; 16 nvidia,enable-input = <TEGRA_PIN_DISABLE>; 17 nvidia,open-drain = <TEGRA_PIN_DISABLE>; 18 nvidia,io-hv = <TEGRA_PIN_ENABLE>; 25 nvidia,enable-input = <TEGRA_PIN_ENABLE>; 26 nvidia,open-drain = <TEGRA_PIN_DISABLE>; 27 nvidia,io-hv = <TEGRA_PIN_ENABLE>; 34 nvidia,enable-input = <TEGRA_PIN_ENABLE>; [all …]
|
| D | tegra210-p2597.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/input/input.h> 20 avdd-dsi-csi-supply = <&vdd_dsi_csi>; 30 avdd-io-hdmi-dp-supply = <&avdd_1v05>; 31 vdd-hdmi-dp-pll-supply = <&vdd_1v8>; 32 hdmi-supply = <&vdd_hdmi>; 34 nvidia,ddc-i2c-bus = <&hdmi_ddc>; 35 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(CC, 1) 41 pinctrl-names = "boot"; 42 pinctrl-0 = <&state_boot>; [all …]
|
| D | tegra210-p2894.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 #include <dt-bindings/input/input.h> 4 #include <dt-bindings/input/gpio-keys.h> 5 #include <dt-bindings/mfd/max77620.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 16 stdout-path = "serial0:115200n8"; 26 pinctrl-names = "boot"; 27 pinctrl-0 = <&state_boot>; 35 nvidia,enable-input = <TEGRA_PIN_DISABLE>; 36 nvidia,open-drain = <TEGRA_PIN_DISABLE>; [all …]
|
| D | tegra210-smaug.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/mfd/max77620.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 12 compatible = "google,smaug-rev8", "google,smaug-rev7", 13 "google,smaug-rev6", "google,smaug-rev5", 14 "google,smaug-rev4", "google,smaug-rev3", 15 "google,smaug-rev2", "google,smaug-rev1", 24 stdout-path = "serial0:115200n8"; [all …]
|