Home
last modified time | relevance | path

Searched full:layout (Results 1 – 25 of 2841) sorted by relevance

12345678910>>...114

/kernel/linux/linux-5.10/drivers/clk/at91/
Dclk-programmable.c18 #define PROG_PRES(layout, pckr) ((pckr >> layout->pres_shift) & layout->pres_mask) argument
26 const struct clk_programmable_layout *layout; member
35 const struct clk_programmable_layout *layout = prog->layout; in clk_programmable_recalc_rate() local
41 if (layout->is_pres_direct) in clk_programmable_recalc_rate()
42 rate = parent_rate / (PROG_PRES(layout, pckr) + 1); in clk_programmable_recalc_rate()
44 rate = parent_rate >> PROG_PRES(layout, pckr); in clk_programmable_recalc_rate()
53 const struct clk_programmable_layout *layout = prog->layout; in clk_programmable_determine_rate() local
67 if (layout->is_pres_direct) { in clk_programmable_determine_rate()
68 for (shift = 0; shift <= layout->pres_mask; shift++) { in clk_programmable_determine_rate()
74 for (shift = 0; shift < layout->pres_mask; shift++) { in clk_programmable_determine_rate()
[all …]
Dclk-generated.c29 const struct clk_pcr_layout *layout; member
46 regmap_write(gck->regmap, gck->layout->offset, in clk_generated_enable()
47 (gck->id & gck->layout->pid_mask)); in clk_generated_enable()
48 regmap_update_bits(gck->regmap, gck->layout->offset, in clk_generated_enable()
49 AT91_PMC_PCR_GCKDIV_MASK | gck->layout->gckcss_mask | in clk_generated_enable()
50 gck->layout->cmd | AT91_PMC_PCR_GCKEN, in clk_generated_enable()
51 field_prep(gck->layout->gckcss_mask, gck->parent_id) | in clk_generated_enable()
52 gck->layout->cmd | in clk_generated_enable()
65 regmap_write(gck->regmap, gck->layout->offset, in clk_generated_disable()
66 (gck->id & gck->layout->pid_mask)); in clk_generated_disable()
[all …]
Dclk-pll.c20 #define PLL_MUL(reg, layout) (((reg) >> (layout)->mul_shift) & \ argument
21 (layout)->mul_mask)
23 #define PLL_MUL_MASK(layout) ((layout)->mul_mask) argument
24 #define PLL_MUL_MAX(layout) (PLL_MUL_MASK(layout) + 1) argument
41 const struct clk_pll_layout *layout; member
58 const struct clk_pll_layout *layout = pll->layout; in clk_pll_prepare() local
72 mul = PLL_MUL(pllr, layout); in clk_pll_prepare()
86 regmap_update_bits(regmap, offset, layout->pllr_mask, in clk_pll_prepare()
89 ((pll->mul & layout->mul_mask) << layout->mul_shift)); in clk_pll_prepare()
107 unsigned int mask = pll->layout->pllr_mask; in clk_pll_unprepare()
[all …]
Dclk-peripheral.c39 const struct clk_pcr_layout *layout; member
167 regmap_write(periph->regmap, periph->layout->offset, in clk_sam9x5_peripheral_enable()
168 (periph->id & periph->layout->pid_mask)); in clk_sam9x5_peripheral_enable()
169 regmap_update_bits(periph->regmap, periph->layout->offset, in clk_sam9x5_peripheral_enable()
170 periph->layout->div_mask | periph->layout->cmd | in clk_sam9x5_peripheral_enable()
172 field_prep(periph->layout->div_mask, periph->div) | in clk_sam9x5_peripheral_enable()
173 periph->layout->cmd | in clk_sam9x5_peripheral_enable()
189 regmap_write(periph->regmap, periph->layout->offset, in clk_sam9x5_peripheral_disable()
190 (periph->id & periph->layout->pid_mask)); in clk_sam9x5_peripheral_disable()
191 regmap_update_bits(periph->regmap, periph->layout->offset, in clk_sam9x5_peripheral_disable()
[all …]
Dclk-sam9x60-pll.c34 const struct clk_pll_layout *layout; member
91 cmul = (val & core->layout->mul_mask) >> core->layout->mul_shift; in sam9x60_frac_pll_prepare()
92 cfrac = (val & core->layout->frac_mask) >> core->layout->frac_shift; in sam9x60_frac_pll_prepare()
106 (frac->mul << core->layout->mul_shift) | in sam9x60_frac_pll_prepare()
107 (frac->frac << core->layout->frac_shift)); in sam9x60_frac_pll_prepare()
253 cdiv = (val & core->layout->div_mask) >> core->layout->div_shift; in sam9x60_div_pll_prepare()
256 if (!!(val & core->layout->endiv_mask) && cdiv == div->div) in sam9x60_div_pll_prepare()
260 core->layout->div_mask | core->layout->endiv_mask, in sam9x60_div_pll_prepare()
261 (div->div << core->layout->div_shift) | in sam9x60_div_pll_prepare()
262 (1 << core->layout->endiv_shift)); in sam9x60_div_pll_prepare()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_formats.c602 struct dpu_hw_fmt_layout *layout) in _dpu_format_get_plane_sizes_ubwc() argument
608 memset(layout, 0, sizeof(struct dpu_hw_fmt_layout)); in _dpu_format_get_plane_sizes_ubwc()
609 layout->format = fmt; in _dpu_format_get_plane_sizes_ubwc()
610 layout->width = width; in _dpu_format_get_plane_sizes_ubwc()
611 layout->height = height; in _dpu_format_get_plane_sizes_ubwc()
612 layout->num_planes = fmt->num_planes; in _dpu_format_get_plane_sizes_ubwc()
621 if (DPU_FORMAT_IS_YUV(layout->format)) { in _dpu_format_get_plane_sizes_ubwc()
626 layout->num_planes = 2; in _dpu_format_get_plane_sizes_ubwc()
627 layout->plane_pitch[0] = VENUS_Y_STRIDE(color, width); in _dpu_format_get_plane_sizes_ubwc()
629 layout->plane_size[0] = MSM_MEDIA_ALIGN(layout->plane_pitch[0] * in _dpu_format_get_plane_sizes_ubwc()
[all …]
/kernel/linux/linux-5.10/drivers/gpio/
Dgpio-creg-snps.c27 const struct creg_layout *layout; member
33 const struct creg_layout *layout = hcg->layout; in creg_gpio_set() local
38 value = val ? hcg->layout->on[offset] : hcg->layout->off[offset]; in creg_gpio_set()
40 reg_shift = layout->shift[offset]; in creg_gpio_set()
42 reg_shift += layout->bit_per_gpio[i] + layout->shift[i]; in creg_gpio_set()
46 reg &= ~(GENMASK(layout->bit_per_gpio[i] - 1, 0) << reg_shift); in creg_gpio_set()
62 const struct creg_layout *layout = hcg->layout; in creg_gpio_validate_pg() local
64 if (layout->bit_per_gpio[i] < 1 || layout->bit_per_gpio[i] > 8) in creg_gpio_validate_pg()
68 if (GENMASK(31, layout->bit_per_gpio[i]) & layout->on[i]) in creg_gpio_validate_pg()
72 if (GENMASK(31, layout->bit_per_gpio[i]) & layout->off[i]) in creg_gpio_validate_pg()
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_formats.c702 struct dpu_hw_fmt_layout *layout) in _dpu_format_get_plane_sizes_ubwc() argument
708 memset(layout, 0, sizeof(struct dpu_hw_fmt_layout)); in _dpu_format_get_plane_sizes_ubwc()
709 layout->format = fmt; in _dpu_format_get_plane_sizes_ubwc()
710 layout->width = width; in _dpu_format_get_plane_sizes_ubwc()
711 layout->height = height; in _dpu_format_get_plane_sizes_ubwc()
712 layout->num_planes = fmt->num_planes; in _dpu_format_get_plane_sizes_ubwc()
721 if (DPU_FORMAT_IS_YUV(layout->format)) { in _dpu_format_get_plane_sizes_ubwc()
726 layout->num_planes = 2; in _dpu_format_get_plane_sizes_ubwc()
727 layout->plane_pitch[0] = VENUS_Y_STRIDE(color, width); in _dpu_format_get_plane_sizes_ubwc()
729 layout->plane_size[0] = MSM_MEDIA_ALIGN(layout->plane_pitch[0] * in _dpu_format_get_plane_sizes_ubwc()
[all …]
/kernel/linux/linux-4.19/drivers/media/platform/soc_camera/
Dsoc_mediabus.c27 .layout = SOC_MBUS_LAYOUT_PACKED,
37 .layout = SOC_MBUS_LAYOUT_PACKED,
47 .layout = SOC_MBUS_LAYOUT_PACKED,
57 .layout = SOC_MBUS_LAYOUT_PACKED,
67 .layout = SOC_MBUS_LAYOUT_PACKED,
77 .layout = SOC_MBUS_LAYOUT_PACKED,
87 .layout = SOC_MBUS_LAYOUT_PACKED,
97 .layout = SOC_MBUS_LAYOUT_PACKED,
143 .layout = SOC_MBUS_LAYOUT_PACKED,
153 .layout = SOC_MBUS_LAYOUT_PACKED,
[all …]
/kernel/linux/linux-4.19/fs/exofs/
Dore.c39 * that are defined by the pnfs-objects layout STD.
49 int ore_verify_layout(unsigned total_comps, struct ore_layout *layout) in ore_verify_layout() argument
53 switch (layout->raid_algorithm) { in ore_verify_layout()
55 layout->parity = 0; in ore_verify_layout()
58 layout->parity = 1; in ore_verify_layout()
61 layout->parity = 2; in ore_verify_layout()
66 layout->raid_algorithm); in ore_verify_layout()
69 if (0 != (layout->stripe_unit & ~PAGE_MASK)) { in ore_verify_layout()
72 _LLU(layout->stripe_unit), PAGE_SIZE); in ore_verify_layout()
75 if (layout->group_width) { in ore_verify_layout()
[all …]
/kernel/linux/linux-4.19/drivers/clk/at91/
Dclk-programmable.c25 #define PROG_PRES(layout, pckr) ((pckr >> layout->pres_shift) & PROG_PRES_MASK) argument
38 const struct clk_programmable_layout *layout; member
51 return parent_rate >> PROG_PRES(prog->layout, pckr); in clk_programmable_recalc_rate()
100 const struct clk_programmable_layout *layout = prog->layout; in clk_programmable_set_parent() local
101 unsigned int mask = layout->css_mask; in clk_programmable_set_parent()
104 if (layout->have_slck_mck) in clk_programmable_set_parent()
107 if (index > layout->css_mask) { in clk_programmable_set_parent()
108 if (index > PROG_MAX_RM9200_CSS && !layout->have_slck_mck) in clk_programmable_set_parent()
122 const struct clk_programmable_layout *layout = prog->layout; in clk_programmable_get_parent() local
128 ret = pckr & layout->css_mask; in clk_programmable_get_parent()
[all …]
Dclk-pll.c25 #define PLL_MUL(reg, layout) (((reg) >> (layout)->mul_shift) & \ argument
26 (layout)->mul_mask)
28 #define PLL_MUL_MASK(layout) ((layout)->mul_mask) argument
29 #define PLL_MUL_MAX(layout) (PLL_MUL_MASK(layout) + 1) argument
60 const struct clk_pll_layout *layout; member
77 const struct clk_pll_layout *layout = pll->layout; in clk_pll_prepare() local
91 mul = PLL_MUL(pllr, layout); in clk_pll_prepare()
105 regmap_update_bits(regmap, offset, layout->pllr_mask, in clk_pll_prepare()
108 ((pll->mul & layout->mul_mask) << layout->mul_shift)); in clk_pll_prepare()
126 unsigned int mask = pll->layout->pllr_mask; in clk_pll_unprepare()
[all …]
/kernel/linux/linux-5.10/sound/aoa/fabrics/
Dlayout.c3 * Apple Onboard Audio driver -- layout/machine id fabric
8 * layout-id or device-id property in the device tree.
19 MODULE_DESCRIPTION("Layout-ID fabric for snd-aoa");
23 /* These are the connections the layout fabric
62 struct layout { struct
68 * so that our layout table doesn't need to be filled argument
72 * multiple layout-ids */
77 MODULE_ALIAS("sound-layout-36"); argument
78 MODULE_ALIAS("sound-layout-41");
79 MODULE_ALIAS("sound-layout-45");
[all …]
/kernel/linux/linux-4.19/sound/aoa/fabrics/
Dlayout.c2 * Apple Onboard Audio driver -- layout/machine id fabric
10 * layout-id or device-id property in the device tree.
21 MODULE_DESCRIPTION("Layout-ID fabric for snd-aoa");
25 /* These are the connections the layout fabric
64 struct layout { struct
70 * so that our layout table doesn't need to be filled argument
74 * multiple layout-ids */
79 MODULE_ALIAS("sound-layout-36"); argument
80 MODULE_ALIAS("sound-layout-41");
81 MODULE_ALIAS("sound-layout-45");
[all …]
/kernel/linux/linux-4.19/Documentation/filesystems/nfs/
Dpnfs.txt15 Each nfs_inode may hold a pointer to a cache of these layout
16 segments in nfsi->layout, of type struct pnfs_layout_hdr.
24 the reference count, as the layout is kept around by the lseg that
30 layout driver type. The device ids are held in a RCU cache (struct
57 layout drivers
60 PNFS utilizes what is called layout drivers. The STD defines 4 basic
61 layout types: "files", "objects", "blocks", and "flexfiles". For each
62 of these types there is a layout-driver with a common function-vectors
64 different layout types.
66 Files-layout-driver code is in: fs/nfs/filelayout/.. directory
[all …]
/kernel/linux/linux-5.10/Documentation/filesystems/nfs/
Dpnfs.rst17 Each nfs_inode may hold a pointer to a cache of these layout
18 segments in nfsi->layout, of type struct pnfs_layout_hdr.
26 the reference count, as the layout is kept around by the lseg that
33 layout driver type. The device ids are held in a RCU cache (struct
62 layout drivers
65 PNFS utilizes what is called layout drivers. The STD defines 4 basic
66 layout types: "files", "objects", "blocks", and "flexfiles". For each
67 of these types there is a layout-driver with a common function-vectors
69 different layout types.
71 Files-layout-driver code is in: fs/nfs/filelayout/.. directory
[all …]
/kernel/linux/linux-4.19/fs/ceph/
Dioctl.h11 * CEPH_IOC_GET_LAYOUT - get file layout or dir layout policy
12 * CEPH_IOC_SET_LAYOUT - set file layout
13 * CEPH_IOC_SET_LAYOUT_POLICY - set dir layout policy
15 * The file layout specifies how file data is striped over objects in
20 * Files get a new layout based on the policy set on the containing
22 * you examine the layout for a file or the policy on a directory.
24 * SET_LAYOUT will let you set a layout on a newly created file. This
28 * SET_LAYOUT_POLICY will let you set a layout policy (default layout)
30 * directory (or any child directory that doesn't specify a layout of
/kernel/linux/linux-5.10/fs/ceph/
Dioctl.h11 * CEPH_IOC_GET_LAYOUT - get file layout or dir layout policy
12 * CEPH_IOC_SET_LAYOUT - set file layout
13 * CEPH_IOC_SET_LAYOUT_POLICY - set dir layout policy
15 * The file layout specifies how file data is striped over objects in
20 * Files get a new layout based on the policy set on the containing
22 * you examine the layout for a file or the policy on a directory.
24 * SET_LAYOUT will let you set a layout on a newly created file. This
28 * SET_LAYOUT_POLICY will let you set a layout policy (default layout)
30 * directory (or any child directory that doesn't specify a layout of
/kernel/linux/linux-5.10/include/uapi/drm/
Ddrm_fourcc.h46 * format and data layout of the buffer, and should be the only way to describe
49 * Having multiple fourcc:modifier pairs which describe the same layout should
206 * then V), but the exact Linear layout is undefined.
346 * When adding a new token please document the layout with a code comment,
362 * In future cases where a generic layout is identified before merging with a
386 * Linear Layout
388 * Just plain linear layout. Note that this is different from no specifying any
398 * Intel X-tiling layout
400 * This is a tiled layout using 4Kb tiles (except on gen2 where the tiles 2Kb)
401 * in row-major layout. Within the tile bytes are laid out row-major, with
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/atmel-hlcdc/
Datmel_hlcdc_plane.c289 if (!desc->layout.scaler_config) in atmel_hlcdc_plane_setup_scaler()
294 desc->layout.scaler_config, 0); in atmel_hlcdc_plane_setup_scaler()
298 if (desc->layout.phicoeffs.x) { in atmel_hlcdc_plane_setup_scaler()
312 desc->layout.phicoeffs.x); in atmel_hlcdc_plane_setup_scaler()
319 desc->layout.phicoeffs.y); in atmel_hlcdc_plane_setup_scaler()
325 atmel_hlcdc_layer_write_cfg(&plane->layer, desc->layout.scaler_config, in atmel_hlcdc_plane_setup_scaler()
337 if (desc->layout.size) in atmel_hlcdc_plane_update_pos_and_size()
338 atmel_hlcdc_layer_write_cfg(&plane->layer, desc->layout.size, in atmel_hlcdc_plane_update_pos_and_size()
342 if (desc->layout.memsize) in atmel_hlcdc_plane_update_pos_and_size()
344 desc->layout.memsize, in atmel_hlcdc_plane_update_pos_and_size()
[all …]
/kernel/linux/linux-4.19/drivers/gpu/drm/atmel-hlcdc/
Datmel_hlcdc_plane.c290 if (!desc->layout.scaler_config) in atmel_hlcdc_plane_setup_scaler()
295 desc->layout.scaler_config, 0); in atmel_hlcdc_plane_setup_scaler()
299 if (desc->layout.phicoeffs.x) { in atmel_hlcdc_plane_setup_scaler()
313 desc->layout.phicoeffs.x); in atmel_hlcdc_plane_setup_scaler()
320 desc->layout.phicoeffs.y); in atmel_hlcdc_plane_setup_scaler()
326 atmel_hlcdc_layer_write_cfg(&plane->layer, desc->layout.scaler_config, in atmel_hlcdc_plane_setup_scaler()
338 if (desc->layout.size) in atmel_hlcdc_plane_update_pos_and_size()
339 atmel_hlcdc_layer_write_cfg(&plane->layer, desc->layout.size, in atmel_hlcdc_plane_update_pos_and_size()
343 if (desc->layout.memsize) in atmel_hlcdc_plane_update_pos_and_size()
345 desc->layout.memsize, in atmel_hlcdc_plane_update_pos_and_size()
[all …]
/kernel/linux/linux-4.19/drivers/mfd/
Datmel-smc.c262 * @layout: the layout of registers
269 const struct atmel_hsmc_reg_layout *layout, in atmel_hsmc_cs_conf_apply() argument
272 regmap_write(regmap, ATMEL_HSMC_SETUP(layout, cs), conf->setup); in atmel_hsmc_cs_conf_apply()
273 regmap_write(regmap, ATMEL_HSMC_PULSE(layout, cs), conf->pulse); in atmel_hsmc_cs_conf_apply()
274 regmap_write(regmap, ATMEL_HSMC_CYCLE(layout, cs), conf->cycle); in atmel_hsmc_cs_conf_apply()
275 regmap_write(regmap, ATMEL_HSMC_TIMINGS(layout, cs), conf->timings); in atmel_hsmc_cs_conf_apply()
276 regmap_write(regmap, ATMEL_HSMC_MODE(layout, cs), conf->mode); in atmel_hsmc_cs_conf_apply()
303 * @layout: the layout of registers
310 const struct atmel_hsmc_reg_layout *layout, in atmel_hsmc_cs_conf_get() argument
313 regmap_read(regmap, ATMEL_HSMC_SETUP(layout, cs), &conf->setup); in atmel_hsmc_cs_conf_get()
[all …]
/kernel/linux/linux-5.10/drivers/mfd/
Datmel-smc.c259 * @layout: the layout of registers
266 const struct atmel_hsmc_reg_layout *layout, in atmel_hsmc_cs_conf_apply() argument
269 regmap_write(regmap, ATMEL_HSMC_SETUP(layout, cs), conf->setup); in atmel_hsmc_cs_conf_apply()
270 regmap_write(regmap, ATMEL_HSMC_PULSE(layout, cs), conf->pulse); in atmel_hsmc_cs_conf_apply()
271 regmap_write(regmap, ATMEL_HSMC_CYCLE(layout, cs), conf->cycle); in atmel_hsmc_cs_conf_apply()
272 regmap_write(regmap, ATMEL_HSMC_TIMINGS(layout, cs), conf->timings); in atmel_hsmc_cs_conf_apply()
273 regmap_write(regmap, ATMEL_HSMC_MODE(layout, cs), conf->mode); in atmel_hsmc_cs_conf_apply()
300 * @layout: the layout of registers
307 const struct atmel_hsmc_reg_layout *layout, in atmel_hsmc_cs_conf_get() argument
310 regmap_read(regmap, ATMEL_HSMC_SETUP(layout, cs), &conf->setup); in atmel_hsmc_cs_conf_get()
[all …]
/kernel/linux/linux-4.19/include/linux/mfd/syscon/
Datmel-smc.h22 #define ATMEL_HSMC_SETUP(layout, cs) \ argument
23 ((layout)->timing_regs_offset + ((cs) * 0x14))
25 #define ATMEL_HSMC_PULSE(layout, cs) \ argument
26 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x4)
28 #define ATMEL_HSMC_CYCLE(layout, cs) \ argument
29 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x8)
36 #define ATMEL_HSMC_MODE(layout, cs) \ argument
37 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x10)
67 #define ATMEL_HSMC_TIMINGS(layout, cs) \ argument
68 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0xc)
/kernel/linux/linux-5.10/include/linux/mfd/syscon/
Datmel-smc.h19 #define ATMEL_HSMC_SETUP(layout, cs) \ argument
20 ((layout)->timing_regs_offset + ((cs) * 0x14))
22 #define ATMEL_HSMC_PULSE(layout, cs) \ argument
23 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x4)
25 #define ATMEL_HSMC_CYCLE(layout, cs) \ argument
26 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x8)
33 #define ATMEL_HSMC_MODE(layout, cs) \ argument
34 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x10)
64 #define ATMEL_HSMC_TIMINGS(layout, cs) \ argument
65 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0xc)

12345678910>>...114