Home
last modified time | relevance | path

Searched +full:mixed +full:- +full:burst (Results 1 – 25 of 61) sorted by relevance

123

/kernel/linux/linux-4.19/Documentation/devicetree/bindings/net/
Dstmmac.txt4 - compatible: Should be "snps,dwmac-<ip_version>", "snps,dwmac" or
5 "snps,dwxgmac-<ip_version>", "snps,dwxgmac".
6 For backwards compatibility: "st,spear600-gmac" is also supported.
7 - reg: Address and length of the register set for the device
8 - interrupts: Should contain the STMMAC interrupts
9 - interrupt-names: Should contain a list of interrupt names corresponding to
12 - "macirq" (combined signal for various interrupt events)
13 - "eth_wake_irq" (the interrupt to manage the remote wake-up packet detection)
14 - "eth_lpi" (the interrupt that occurs when Rx exits the LPI state)
15 - phy-mode: See ethernet.txt file in the same directory.
[all …]
Dstm32-dwmac.txt9 - compatible: For MCU family should be "st,stm32-dwmac" to select glue, and
10 "snps,dwmac-3.50a" to select IP version.
11 For MPU family should be "st,stm32mp1-dwmac" to select
12 glue, and "snps,dwmac-4.20a" to select IP version.
13 - clocks: Must contain a phandle for each entry in clock-names.
14 - clock-names: Should be "stmmaceth" for the host clock.
15 Should be "mac-clk-tx" for the MAC TX clock.
16 Should be "mac-clk-rx" for the MAC RX clock.
18 "syscfg-clk" for SYSCFG clock.
19 - interrupt-names: Should contain a list of interrupt names corresponding to
[all …]
Dsti-dwmac.txt10 - compatible : Can be "st,stih415-dwmac", "st,stih416-dwmac",
11 "st,stih407-dwmac", "st,stid127-dwmac".
12 - st,syscon : Should be phandle/offset pair. The phandle to the syscon node which
14 - st,gmac_en: this is to enable the gmac into a dedicated sysctl control
16 - pinctrl-0: pin-control for all the MII mode supported.
19 - resets : phandle pointing to the system reset controller with correct
21 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
23 - st,tx-retime-src: This specifies which clk is wired up to the mac for
27 - sti-ethclk: this is the phy clock.
28 - sti-clkconf: this is an extra sysconfig register, available in new SoCs,
[all …]
/kernel/linux/linux-5.10/tools/testing/selftests/drivers/net/mlxsw/
Dtc_restrictions.sh2 # SPDX-License-Identifier: GPL-2.0
38 # It is forbidden in mlxsw driver to have mixed-bound
63 check_fail $? "Incorrect success to add drop rule to mixed bound block"
87 # egress-bound block.
113 check_fail $? "Incorrect success to add redirect rule to mixed bound block"
195 # On ingress, all matchall-mirror and matchall-sample
250 # On egress, all matchall-mirror rules have to be behind the flower rules
300 action police rate 0.5kbit burst 1m conform-exceed drop/ok
305 action police rate 2.5tbit burst 1g conform-exceed drop/ok
310 action police rate 1.5kbit burst 1m conform-exceed drop/ok
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dsnps,dwmac.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandre Torgue <alexandre.torgue@st.com>
11 - Giuseppe Cavallaro <peppe.cavallaro@st.com>
12 - Jose Abreu <joabreu@synopsys.com>
23 - snps,dwmac
24 - snps,dwmac-3.50a
25 - snps,dwmac-3.610
26 - snps,dwmac-3.70a
[all …]
Dsti-dwmac.txt10 - compatible : Can be "st,stih415-dwmac", "st,stih416-dwmac",
11 "st,stih407-dwmac", "st,stid127-dwmac".
12 - st,syscon : Should be phandle/offset pair. The phandle to the syscon node which
14 - st,gmac_en: this is to enable the gmac into a dedicated sysctl control
16 - pinctrl-0: pin-control for all the MII mode supported.
19 - resets : phandle pointing to the system reset controller with correct
21 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
23 - st,tx-retime-src: This specifies which clk is wired up to the mac for
27 - sti-ethclk: this is the phy clock.
28 - sti-clkconf: this is an extra sysconfig register, available in new SoCs,
[all …]
Dstm32-dwmac.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/net/stm32-dwmac.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Alexandre Torgue <alexandre.torgue@st.com>
12 - Christophe Roullier <christophe.roullier@st.com>
23 - st,stm32-dwmac
24 - st,stm32mp1-dwmac
26 - compatible
29 - $ref: "snps,dwmac.yaml#"
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Ddwmac1000_dma.c1 // SPDX-License-Identifier: GPL-2.0-only
3 This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
9 Copyright (C) 2007-2009 STMicroelectronics Ltd
24 pr_info("dwmac1000: Master AXI performs %s burst length\n", in dwmac1000_dma_axi()
27 if (axi->axi_lpi_en) in dwmac1000_dma_axi()
29 if (axi->axi_xit_frm) in dwmac1000_dma_axi()
33 value |= (axi->axi_wr_osr_lmt & DMA_AXI_WR_OSR_LMT_MASK) << in dwmac1000_dma_axi()
37 value |= (axi->axi_rd_osr_lmt & DMA_AXI_RD_OSR_LMT_MASK) << in dwmac1000_dma_axi()
40 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac1000_dma_axi()
45 switch (axi->axi_blen[i]) { in dwmac1000_dma_axi()
[all …]
Ddwmac1000.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 Copyright (C) 2007-2009 STMicroelectronics Ltd
23 #define GMAC_WAKEUP_FILTER 0x00000028 /* Wake-up Frame Filter */
79 #define GMAC_ADDR_HIGH(reg) ((reg > 15) ? 0x00000800 + (reg - 16) * 8 : \
81 #define GMAC_ADDR_LOW(reg) ((reg > 15) ? 0x00000804 + (reg - 16) * 8 : \
108 #define GMAC_CONTROL_BE 0x00200000 /* Frame Burst Enable */
119 #define GMAC_CONTROL_LM 0x00001000 /* Loop-back mode */
177 #define GMAC_DEBUG_RXFSTS_MASK GENMASK(9, 8) /* MTL Rx FIFO Fill-level */
196 /*--- DMA BLOCK defines ---*/
201 /* Programmable burst length (passed thorugh platform)*/
[all …]
Ddwmac4_dma.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
22 pr_info("dwmac4: Master AXI performs %s burst length\n", in dwmac4_dma_axi()
25 if (axi->axi_lpi_en) in dwmac4_dma_axi()
27 if (axi->axi_xit_frm) in dwmac4_dma_axi()
31 value |= (axi->axi_wr_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi()
35 value |= (axi->axi_rd_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi()
38 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac4_dma_axi()
43 switch (axi->axi_blen[i]) { in dwmac4_dma_axi()
76 u32 rxpbl = dma_cfg->rxpbl ?: dma_cfg->pbl; in dwmac4_dma_init_rx_chan()
[all …]
/kernel/linux/linux-4.19/drivers/net/ethernet/stmicro/stmmac/
Ddwmac1000_dma.c2 This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
8 Copyright (C) 2007-2009 STMicroelectronics Ltd
34 pr_info("dwmac1000: Master AXI performs %s burst length\n", in dwmac1000_dma_axi()
37 if (axi->axi_lpi_en) in dwmac1000_dma_axi()
39 if (axi->axi_xit_frm) in dwmac1000_dma_axi()
43 value |= (axi->axi_wr_osr_lmt & DMA_AXI_WR_OSR_LMT_MASK) << in dwmac1000_dma_axi()
47 value |= (axi->axi_rd_osr_lmt & DMA_AXI_RD_OSR_LMT_MASK) << in dwmac1000_dma_axi()
50 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac1000_dma_axi()
55 switch (axi->axi_blen[i]) { in dwmac1000_dma_axi()
87 int txpbl = dma_cfg->txpbl ?: dma_cfg->pbl; in dwmac1000_dma_init()
[all …]
Ddwmac1000.h2 Copyright (C) 2007-2009 STMicroelectronics Ltd
33 #define GMAC_WAKEUP_FILTER 0x00000028 /* Wake-up Frame Filter */
118 #define GMAC_CONTROL_BE 0x00200000 /* Frame Burst Enable */
129 #define GMAC_CONTROL_LM 0x00001000 /* Loop-back mode */
186 #define GMAC_DEBUG_RXFSTS_MASK GENMASK(9, 8) /* MTL Rx FIFO Fill-level */
205 /*--- DMA BLOCK defines ---*/
210 /* Programmable burst length (passed thorugh platform)*/
211 #define DMA_BUS_MODE_PBL_MASK 0x00003f00 /* Programmable Burst Len */
221 #define DMA_BUS_MODE_FB 0x00010000 /* Fixed burst */
222 #define DMA_BUS_MODE_MB 0x04000000 /* Mixed burst */
[all …]
Ddwmac4_dma.c2 * This is the driver for the GMAC on-chip Ethernet controller for ST SoCs.
25 pr_info("dwmac4: Master AXI performs %s burst length\n", in dwmac4_dma_axi()
28 if (axi->axi_lpi_en) in dwmac4_dma_axi()
30 if (axi->axi_xit_frm) in dwmac4_dma_axi()
34 value |= (axi->axi_wr_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi()
38 value |= (axi->axi_rd_osr_lmt & DMA_AXI_OSR_MAX) << in dwmac4_dma_axi()
41 /* Depending on the UNDEF bit the Master AXI will perform any burst in dwmac4_dma_axi()
46 switch (axi->axi_blen[i]) { in dwmac4_dma_axi()
79 u32 rxpbl = dma_cfg->rxpbl ?: dma_cfg->pbl; in dwmac4_dma_init_rx_chan()
93 u32 txpbl = dma_cfg->txpbl ?: dma_cfg->pbl; in dwmac4_dma_init_tx_chan()
[all …]
/kernel/linux/linux-5.10/Documentation/networking/device_drivers/ethernet/stmicro/
Dstmmac.rst1 .. SPDX-License-Identifier: GPL-2.0+
13 - In This Release
14 - Feature List
15 - Kernel Configuration
16 - Command Line Parameters
17 - Driver Information and Notes
18 - Debug Information
19 - Support
33 (and older) and DesignWare(R) Cores Ethernet Quality-of-Service version 4.0
35 DesignWare(R) Cores XGMAC - 10G Ethernet MAC and DesignWare(R) Cores
[all …]
/kernel/linux/linux-4.19/Documentation/networking/
Dstmmac.txt3 Copyright (C) 2007-2015 STMicroelectronics Ltd
6 This is the driver for the MAC 10/100/1000 on-chip Ethernet controllers
22 Device Drivers ---> Network device support ---> Ethernet (1000 Mbit) --->
50 net_device structure, enabling the scatter-gather feature. This is true on
62 The incoming packets are stored, by the DMA, in a list of pre-allocated socket
63 buffers in order to avoid the memcpy (zero-copy).
68 New chips have an HW RX-Watchdog used for this mitigation.
80 and linked-list(CHAINED) mode. In RING each descriptor points to two
101 # ethtool -S ethX
114 Several information can be passed through the platform and device-tree.
[all …]
/kernel/linux/linux-5.10/drivers/staging/comedi/drivers/
Ddas1800.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Comedi driver for Keithley DAS-1700/DAS-1800 series boards
6 * COMEDI - Linux Control and Measurement Device Interface
14 * Devices: [Keithley Metrabyte] DAS-1701ST (das-1701st),
15 * DAS-1701ST-DA (das-1701st-da), DAS-1701/AO (das-1701ao),
16 * DAS-1702ST (das-1702st), DAS-1702ST-DA (das-1702st-da),
17 * DAS-1702HR (das-1702hr), DAS-1702HR-DA (das-1702hr-da),
18 * DAS-1702/AO (das-1702ao), DAS-1801ST (das-1801st),
19 * DAS-1801ST-DA (das-1801st-da), DAS-1801HC (das-1801hc),
20 * DAS-1801AO (das-1801ao), DAS-1802ST (das-1802st),
[all …]
Dadl_pci9118.c1 // SPDX-License-Identifier: GPL-2.0
6 * card: PCI-9118DG, PCI-9118HG, PCI-9118HR
15 * Description: Adlink PCI-9118DG, PCI-9118HG, PCI-9118HR
17 * Devices: [ADLink] PCI-9118DG (pci9118dg), PCI-9118HG (pci9118hg),
18 * PCI-9118HR (pci9118hr)
25 * - If cmd->scan_begin_src=TRIG_EXT then trigger input is TGIN (pin 46).
26 * - If cmd->convert_src=TRIG_EXT then trigger input is EXTTRG (pin 44).
27 * - If cmd->start_src/stop_src=TRIG_EXT then trigger input is TGIN (pin 46).
28 * - It is not necessary to have cmd.scan_end_arg=cmd.chanlist_len but
30 * - If return value of cmdtest is 5 then you've bad channel list
[all …]
/kernel/linux/linux-4.19/drivers/staging/comedi/drivers/
Ddas1800.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Comedi driver for Keithley DAS-1700/DAS-1800 series boards
6 * COMEDI - Linux Control and Measurement Device Interface
14 * Devices: [Keithley Metrabyte] DAS-1701ST (das-1701st),
15 * DAS-1701ST-DA (das-1701st-da), DAS-1701/AO (das-1701ao),
16 * DAS-1702ST (das-1702st), DAS-1702ST-DA (das-1702st-da),
17 * DAS-1702HR (das-1702hr), DAS-1702HR-DA (das-1702hr-da),
18 * DAS-1702/AO (das-1702ao), DAS-1801ST (das-1801st),
19 * DAS-1801ST-DA (das-1801st-da), DAS-1801HC (das-1801hc),
20 * DAS-1801AO (das-1801ao), DAS-1802ST (das-1802st),
[all …]
Dadl_pci9118.c1 // SPDX-License-Identifier: GPL-2.0
6 * card: PCI-9118DG, PCI-9118HG, PCI-9118HR
15 * Description: Adlink PCI-9118DG, PCI-9118HG, PCI-9118HR
17 * Devices: [ADLink] PCI-9118DG (pci9118dg), PCI-9118HG (pci9118hg),
18 * PCI-9118HR (pci9118hr)
25 * - If cmd->scan_begin_src=TRIG_EXT then trigger input is TGIN (pin 46).
26 * - If cmd->convert_src=TRIG_EXT then trigger input is EXTTRG (pin 44).
27 * - If cmd->start_src/stop_src=TRIG_EXT then trigger input is TGIN (pin 46).
28 * - It is not necessary to have cmd.scan_end_arg=cmd.chanlist_len but
30 * - If return value of cmdtest is 5 then you've bad channel list
[all …]
/kernel/linux/linux-5.10/Documentation/driver-api/dmaengine/
Dclient.rst8 ``Documentation/crypto/async-tx-api.rst``
11 Below is a guide to device driver writers on how to use the Slave-DMA API of the
19 - Allocate a DMA slave channel
21 - Set slave and controller specific parameters
23 - Get a descriptor for transaction
25 - Submit the transaction
27 - Issue pending requests and wait for callback notification
40 .. code-block:: c
56 DMA direction, DMA addresses, bus widths, DMA burst lengths etc
66 .. code-block:: c
[all …]
/kernel/linux/linux-5.10/drivers/dma/
Dnbpfaxi.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2013-2014 Renesas Electronics Europe Ltd.
10 #include <linux/dma-mapping.h>
23 #include <dt-bindings/dma/nbpfaxi.h>
105 * 1. high-level descriptor, containing a struct dma_async_tx_descriptor object
109 * allocated from coherent memory - one per SG segment
112 * together with link descriptors as mixed (DMA / CPU) objects, or (b)
116 * Therefore for both cases (a) and (b) at run-time objects (2) and (3) shall be
143 * struct nbpf_desc - DMA transfer descriptor
162 #define NBPF_DESCS_PER_PAGE ((PAGE_SIZE - sizeof(struct list_head)) / \
[all …]
/kernel/linux/linux-4.19/drivers/dma/
Dnbpfaxi.c2 * Copyright (C) 2013-2014 Renesas Electronics Europe Ltd.
13 #include <linux/dma-mapping.h>
26 #include <dt-bindings/dma/nbpfaxi.h>
108 * 1. high-level descriptor, containing a struct dma_async_tx_descriptor object
112 * allocated from coherent memory - one per SG segment
115 * together with link descriptors as mixed (DMA / CPU) objects, or (b)
119 * Therefore for both cases (a) and (b) at run-time objects (2) and (3) shall be
146 * struct nbpf_desc - DMA transfer descriptor
164 #define NBPF_DESCS_PER_PAGE ((PAGE_SIZE - sizeof(struct list_head)) / \
178 * struct nbpf_channel - one DMAC channel
[all …]
/kernel/linux/linux-5.10/include/linux/
Ddmaengine.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved.
18 * typedef dma_cookie_t - an opaque DMA cookie
31 * enum dma_status - DMA transaction status
46 * enum dma_transaction_type - DMA transaction types/indexes
73 * enum dma_transfer_direction - dma transfer mode and direction indicator
89 * ----------------------------
91 * The gap(in bytes) between two chunks is called inter-chunk-gap(ICG).
96 * it is to be repeated and other per-transfer attributes.
103 * | Frame-1 | Frame-2 | ~ | Frame-'numf' |
[all …]
/kernel/linux/linux-5.10/drivers/memory/
Domap-gpmc.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2005-2006 Nokia Corporation
10 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
30 #include <linux/omap-gpmc.h>
34 #include <linux/platform_data/mtd-nand-omap2.h>
36 #define DEVICE_NAME "omap-gpmc"
243 /* Define chip-selects as reserved by default until probe completes */
291 * gpmc_get_clk_period - get period of selected clock domain in ps
328 return (time_ns * 1000 + tick_ps - 1) / tick_ps; in gpmc_ns_to_clk_ticks()
343 return (time_ps + tick_ps - 1) / tick_ps; in gpmc_ps_to_ticks()
[all …]
/kernel/linux/linux-4.19/drivers/memory/
Domap-gpmc.c4 * Copyright (C) 2005-2006 Nokia Corporation
9 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
32 #include <linux/omap-gpmc.h>
35 #include <linux/platform_data/mtd-nand-omap2.h>
37 #include <asm/mach-types.h>
39 #define DEVICE_NAME "omap-gpmc"
246 /* Define chip-selects as reserved by default until probe completes */
295 * gpmc_get_clk_period - get period of selected clock domain in ps
318 /* FALL-THROUGH */ in gpmc_get_clk_period()
335 return (time_ns * 1000 + tick_ps - 1) / tick_ps; in gpmc_ns_to_clk_ticks()
[all …]

123