Home
last modified time | relevance | path

Searched +full:no +full:- +full:bar +full:- +full:match +full:- +full:nbits (Results 1 – 5 of 5) sorted by relevance

/kernel/linux/linux-4.19/Documentation/devicetree/bindings/pci/
Dcdns,cdns-pcie-host.txt4 host-generic-pci.txt.
7 - compatible: Should contain "cdns,cdns-pcie-host" to identify the IP used.
8 - reg: Should contain the controller register base address, PCIe configuration
10 - reg-names: Must be "reg", "cfg" and "mem" respectively.
11 - #address-cells: Set to <3>
12 - #size-cells: Set to <2>
13 - device_type: Set to "pci"
14 - ranges: Ranges for the PCI memory and I/O regions
15 - #interrupt-cells: Set to <1>
16 - interrupt-map-mask and interrupt-map: Standard PCI properties to define the
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pci/
Dcdns-pcie-host.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: "http://devicetree.org/schemas/pci/cdns-pcie-host.yaml#"
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
10 - Tom Joseph <tjoseph@cadence.com>
13 - $ref: "/schemas/pci/pci-bus.yaml#"
14 - $ref: "cdns-pcie.yaml#"
17 cdns,max-outbound-regions:
25 cdns,no-bar-match-nbits:
27 Set into the no BAR match register to configure the number of least
[all …]
/kernel/linux/linux-4.19/drivers/pci/controller/
Dpcie-cadence-host.c1 // SPDX-License-Identifier: GPL-2.0
4 // Author: Cyrille Pitchen <cyrille.pitchen@free-electrons.com>
12 #include "pcie-cadence.h"
15 * struct cdns_pcie_rc - private data for this PCIe Root Complex driver
24 * @no_bar_nbits: Number of bits to keep for inbound (PCIe -> CPU) address
25 * translation (nbits sets into the "no BAR match" register)
46 struct cdns_pcie *pcie = &rc->pcie; in cdns_pci_map_bus()
47 unsigned int busn = bus->number; in cdns_pci_map_bus()
50 if (busn == rc->bus_range->start) { in cdns_pci_map_bus()
59 return pcie->reg_base + (where & 0xfff); in cdns_pci_map_bus()
[all …]
/kernel/linux/linux-5.10/drivers/pci/controller/cadence/
Dpcie-cadence-host.c1 // SPDX-License-Identifier: GPL-2.0
4 // Author: Cyrille Pitchen <cyrille.pitchen@free-electrons.com>
13 #include "pcie-cadence.h"
31 struct cdns_pcie *pcie = &rc->pcie; in cdns_pci_map_bus()
32 unsigned int busn = bus->number; in cdns_pci_map_bus()
44 return pcie->reg_base + (where & 0xfff); in cdns_pci_map_bus()
49 /* Clear AXI link-down status */ in cdns_pci_map_bus()
65 if (busn == bridge->busnr + 1) in cdns_pci_map_bus()
71 return rc->cfg_base + (where & 0xfff); in cdns_pci_map_bus()
82 struct device *dev = pcie->dev; in cdns_pcie_host_wait_for_link()
[all …]
/kernel/linux/linux-5.10/drivers/of/
Dbase.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Copyright (C) 1996-2005 Paul Mackerras.
66 node_name = kbasename(np->full_name); in of_node_name_eq()
67 len = strchrnul(node_name, '@') - node_name; in of_node_name_eq()
78 return strncmp(kbasename(np->full_name), prefix, strlen(prefix)) == 0; in of_node_name_prefix()
84 const char *match = __of_get_property(np, "device_type", NULL); in __of_node_is_type() local
86 return np && match && type && !strcmp(match, type); in __of_node_is_type()
93 for (; np; np = np->parent) in of_bus_n_addr_cells()
94 if (!of_property_read_u32(np, "#address-cells", &cells)) in of_bus_n_addr_cells()
97 /* No #address-cells property for the root node */ in of_bus_n_addr_cells()
[all …]