| /kernel/linux/linux-5.10/drivers/usb/phy/ |
| D | phy-mv-usb.c | 1 // SPDX-License-Identifier: GPL-2.0+
21 #include <linux/usb/otg.h>
26 #include "phy-mv-usb.h"
28 #define DRIVER_DESC "Marvell USB OTG transceiver driver"
33 static const char driver_name[] = "mv-otg";
52 static int mv_otg_set_vbus(struct usb_otg *otg, bool on) in mv_otg_set_vbus() argument
54 struct mv_otg *mvotg = container_of(otg->usb_phy, struct mv_otg, phy); in mv_otg_set_vbus()
55 if (mvotg->pdata->set_vbus == NULL) in mv_otg_set_vbus()
56 return -ENODEV; in mv_otg_set_vbus()
58 return mvotg->pdata->set_vbus(on); in mv_otg_set_vbus()
[all …]
|
| D | phy-fsl-usb.c | 1 // SPDX-License-Identifier: GPL-2.0+
6 * Jerry Huang <Chang-Ming.Huang@freescale.com>
32 #include "phy-fsl-usb.h"
43 #define DRIVER_DESC "Freescale USB OTG Transceiver Driver"
46 static const char driver_name[] = "fsl-usb2-otg";
109 fsl_writel(temp, &usb_dr_regs->ulpiview); in write_ulpi()
113 /* -------------------------------------------------------------*/
114 /* Operations that will be called from OTG Finite State Machine */
121 tmp = fsl_readl(&usb_dr_regs->otgsc) & ~OTGSC_INTSTS_MASK; in fsl_otg_chrg_vbus()
131 fsl_writel(tmp, &usb_dr_regs->otgsc); in fsl_otg_chrg_vbus()
[all …]
|
| D | phy-ulpi.c | 1 // SPDX-License-Identifier: GPL-2.0+
17 #include <linux/usb/otg.h>
22 unsigned int id; member
29 .id = (_id), \
47 if (phy->flags & ULPI_OTG_ID_PULLUP) in ulpi_set_otg_flags()
54 if (phy->flags & ULPI_OTG_DP_PULLDOWN_DIS) in ulpi_set_otg_flags()
57 if (phy->flags & ULPI_OTG_DM_PULLDOWN_DIS) in ulpi_set_otg_flags()
60 if (phy->flags & ULPI_OTG_EXTVBUSIND) in ulpi_set_otg_flags()
74 if (phy->flags & ULPI_FC_HS) in ulpi_set_fc_flags()
76 else if (phy->flags & ULPI_FC_LS) in ulpi_set_fc_flags()
[all …]
|
| /kernel/linux/linux-4.19/drivers/usb/phy/ |
| D | phy-mv-usb.c | 1 // SPDX-License-Identifier: GPL-2.0+
20 #include <linux/usb/otg.h>
25 #include "phy-mv-usb.h"
27 #define DRIVER_DESC "Marvell USB OTG transceiver driver"
32 static const char driver_name[] = "mv-otg";
51 static int mv_otg_set_vbus(struct usb_otg *otg, bool on) in mv_otg_set_vbus() argument
53 struct mv_otg *mvotg = container_of(otg->usb_phy, struct mv_otg, phy); in mv_otg_set_vbus()
54 if (mvotg->pdata->set_vbus == NULL) in mv_otg_set_vbus()
55 return -ENODEV; in mv_otg_set_vbus()
57 return mvotg->pdata->set_vbus(on); in mv_otg_set_vbus()
[all …]
|
| D | phy-fsl-usb.c | 1 // SPDX-License-Identifier: GPL-2.0+
6 * Jerry Huang <Chang-Ming.Huang@freescale.com>
32 #include "phy-fsl-usb.h"
43 #define DRIVER_DESC "Freescale USB OTG Transceiver Driver"
46 static const char driver_name[] = "fsl-usb2-otg";
109 fsl_writel(temp, &usb_dr_regs->ulpiview); in write_ulpi()
113 /* -------------------------------------------------------------*/
114 /* Operations that will be called from OTG Finite State Machine */
121 tmp = fsl_readl(&usb_dr_regs->otgsc) & ~OTGSC_INTSTS_MASK; in fsl_otg_chrg_vbus()
131 fsl_writel(tmp, &usb_dr_regs->otgsc); in fsl_otg_chrg_vbus()
[all …]
|
| D | phy-ulpi.c | 1 // SPDX-License-Identifier: GPL-2.0+
17 #include <linux/usb/otg.h>
22 unsigned int id; member
29 .id = (_id), \
47 if (phy->flags & ULPI_OTG_ID_PULLUP) in ulpi_set_otg_flags()
54 if (phy->flags & ULPI_OTG_DP_PULLDOWN_DIS) in ulpi_set_otg_flags()
57 if (phy->flags & ULPI_OTG_DM_PULLDOWN_DIS) in ulpi_set_otg_flags()
60 if (phy->flags & ULPI_OTG_EXTVBUSIND) in ulpi_set_otg_flags()
74 if (phy->flags & ULPI_FC_HS) in ulpi_set_fc_flags()
76 else if (phy->flags & ULPI_FC_LS) in ulpi_set_fc_flags()
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/dce/ |
| D | dce_clock_source.h | 1 /* Copyright 2012-15 Advanced Micro Devices, Inc.
33 #define CS_COMMON_REG_LIST_DCE_100_110(id) \ argument
34 SRI(RESYNC_CNTL, PIXCLK, id), \
35 SRI(PLL_CNTL, BPHYC_PLL, id)
37 #define CS_COMMON_REG_LIST_DCE_80(id) \ argument
38 SRI(RESYNC_CNTL, PIXCLK, id), \
39 SRI(PLL_CNTL, DCCG_PLL, id)
41 #define CS_COMMON_REG_LIST_DCE_112(id) \ argument
42 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, id)
72 SRII(PIXEL_RATE_CNTL, OTG, 0),\
[all …]
|
| /kernel/linux/linux-4.19/Documentation/devicetree/bindings/phy/ |
| D | phy-rockchip-inno-usb2.txt | 4 - compatible : should be one of the listed compatibles:
5 * "rockchip,rk3228-usb2phy"
6 * "rockchip,rk3328-usb2phy"
7 * "rockchip,rk3366-usb2phy"
8 * "rockchip,rk3399-usb2phy"
9 * "rockchip,rv1108-usb2phy"
10 - reg : the address offset of grf for usb-phy configuration.
11 - #clock-cells : should be 0.
12 - clock-output-names : specify the 480m output clock name.
15 - clocks : phandle + phy specifier pair, for the input clock of phy.
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/common/ |
| D | usb-otg-fsm.c | 1 // SPDX-License-Identifier: GPL-2.0+
3 * OTG Finite State Machine from OTG spec
8 * Jerry Huang <Chang-Ming.Huang@freescale.com>
18 #include <linux/usb/otg.h>
19 #include <linux/usb/otg-fsm.h>
33 if (fsm->protocol != protocol) { in otg_set_protocol()
34 VDBG("Changing role fsm->protocol= %d; new protocol= %d\n", in otg_set_protocol()
35 fsm->protocol, protocol); in otg_set_protocol()
37 if (fsm->protocol == PROTO_HOST) in otg_set_protocol()
39 else if (fsm->protocol == PROTO_GADGET) in otg_set_protocol()
[all …]
|
| /kernel/linux/linux-4.19/drivers/usb/common/ |
| D | usb-otg-fsm.c | 1 // SPDX-License-Identifier: GPL-2.0+
3 * OTG Finite State Machine from OTG spec
8 * Jerry Huang <Chang-Ming.Huang@freescale.com>
18 #include <linux/usb/otg.h>
19 #include <linux/usb/otg-fsm.h>
33 if (fsm->protocol != protocol) { in otg_set_protocol()
34 VDBG("Changing role fsm->protocol= %d; new protocol= %d\n", in otg_set_protocol()
35 fsm->protocol, protocol); in otg_set_protocol()
37 if (fsm->protocol == PROTO_HOST) in otg_set_protocol()
39 else if (fsm->protocol == PROTO_GADGET) in otg_set_protocol()
[all …]
|
| /kernel/linux/linux-5.10/drivers/phy/samsung/ |
| D | phy-exynos5250-usb2.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Samsung SoC USB 1.1/2.0 PHY driver - Exynos 5250 support
13 #include "phy-samsung-usb2.h"
169 return -EINVAL; in exynos5250_rate_to_clk()
177 struct samsung_usb2_phy_driver *drv = inst->drv; in exynos5250_isol()
181 switch (inst->cfg->id) { in exynos5250_isol()
194 regmap_update_bits(drv->reg_pmu, offset, mask, on ? 0 : mask); in exynos5250_isol()
199 struct samsung_usb2_phy_driver *drv = inst->drv; in exynos5250_power_on()
201 u32 otg; in exynos5250_power_on() local
206 switch (inst->cfg->id) { in exynos5250_power_on()
[all …]
|
| /kernel/linux/linux-4.19/drivers/phy/samsung/ |
| D | phy-exynos5250-usb2.c | 2 * Samsung SoC USB 1.1/2.0 PHY driver - Exynos 5250 support
16 #include "phy-samsung-usb2.h"
172 return -EINVAL; in exynos5250_rate_to_clk()
180 struct samsung_usb2_phy_driver *drv = inst->drv; in exynos5250_isol()
184 switch (inst->cfg->id) { in exynos5250_isol()
197 regmap_update_bits(drv->reg_pmu, offset, mask, on ? 0 : mask); in exynos5250_isol()
202 struct samsung_usb2_phy_driver *drv = inst->drv; in exynos5250_power_on()
204 u32 otg; in exynos5250_power_on() local
209 switch (inst->cfg->id) { in exynos5250_power_on()
211 regmap_update_bits(drv->reg_sys, in exynos5250_power_on()
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/core/ |
| D | otg_productlist.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * This OTG and Embedded Host list is "Targeted Peripheral List".
13 /* hubs are optional in OTG, but very handy ... */
27 /* Linux-USB CDC Ethernet gadget */
29 /* Linux-USB CDC Ethernet + RNDIS gadget */
43 struct usb_device_id *id = productlist_table; in is_targeted() local
45 /* HNP test device is _never_ targeted (see OTG spec 6.6.6) */ in is_targeted()
46 if ((le16_to_cpu(dev->descriptor.idVendor) == 0x1a0a && in is_targeted()
47 le16_to_cpu(dev->descriptor.idProduct) == 0xbadd)) in is_targeted()
50 /* OTG PET device is always targeted (see OTG 2.0 ECN 6.4.2) */ in is_targeted()
[all …]
|
| /kernel/linux/linux-4.19/drivers/usb/core/ |
| D | otg_whitelist.h | 1 // SPDX-License-Identifier: GPL-2.0+
9 * This OTG and Embedded Host Whitelist is "Targeted Peripheral List".
17 /* hubs are optional in OTG, but very handy ... */
31 /* Linux-USB CDC Ethernet gadget */
33 /* Linux-USB CDC Ethernet + RNDIS gadget */
47 struct usb_device_id *id = whitelist_table; in is_targeted() local
49 /* HNP test device is _never_ targeted (see OTG spec 6.6.6) */ in is_targeted()
50 if ((le16_to_cpu(dev->descriptor.idVendor) == 0x1a0a && in is_targeted()
51 le16_to_cpu(dev->descriptor.idProduct) == 0xbadd)) in is_targeted()
54 /* OTG PET device is always targeted (see OTG 2.0 ECN 6.4.2) */ in is_targeted()
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/ |
| D | phy-rockchip-inno-usb2.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/phy/phy-rockchip-inno-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Heiko Stuebner <heiko@sntech.de>
15 - rockchip,px30-usb2phy
16 - rockchip,rk3228-usb2phy
17 - rockchip,rk3328-usb2phy
18 - rockchip,rk3366-usb2phy
19 - rockchip,rk3399-usb2phy
[all …]
|
| /kernel/linux/linux-4.19/drivers/usb/dwc3/ |
| D | drd.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * drd.c - DesignWare USB3 DRD Controller Dual-role support
5 * Copyright (C) 2017 Texas Instruments Incorporated - http://www.ti.com
20 u32 reg = dwc3_readl(dwc->regs, DWC3_OEVTEN); in dwc3_otg_disable_events()
23 dwc3_writel(dwc->regs, DWC3_OEVTEN, reg); in dwc3_otg_disable_events()
28 u32 reg = dwc3_readl(dwc->regs, DWC3_OEVTEN); in dwc3_otg_enable_events()
31 dwc3_writel(dwc->regs, DWC3_OEVTEN, reg); in dwc3_otg_enable_events()
36 u32 reg = dwc3_readl(dwc->regs, DWC3_OEVT); in dwc3_otg_clear_events()
38 dwc3_writel(dwc->regs, DWC3_OEVTEN, reg); in dwc3_otg_clear_events()
55 spin_lock(&dwc->lock); in dwc3_otg_thread_irq()
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/cdns3/ |
| D | drd.c | 1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2018-2019 Cadence.
17 #include <linux/usb/otg.h>
25 * cdns3_set_mode - change mode of OTG Core
41 dev_dbg(cdns->dev, "Set controller to OTG mode\n"); in cdns3_set_mode()
42 if (cdns->version == CDNS3_CONTROLLER_V1) { in cdns3_set_mode()
43 reg = readl(&cdns->otg_v1_regs->override); in cdns3_set_mode()
45 writel(reg, &cdns->otg_v1_regs->override); in cdns3_set_mode()
53 if (cdns->phyrst_a_enable) { in cdns3_set_mode()
54 reg = readl(&cdns->otg_v1_regs->phyrst_cfg); in cdns3_set_mode()
[all …]
|
| /kernel/linux/linux-5.10/include/linux/platform_data/ |
| D | mv_usb.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
25 struct mv_usb_addon_irq *id; /* Only valid for OTG. ID pin change*/ member
26 struct mv_usb_addon_irq *vbus; /* valid for OTG/UDC. VBUS change*/
28 /* only valid for HCD. OTG or Host only*/
31 /* This flag is used for that needs id pin checked by otg */
|
| /kernel/linux/linux-5.10/drivers/usb/chipidea/ |
| D | otg_fsm.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * otg_fsm.c - ChipIdea USB IP core OTG FSM driver
11 * This file mainly handles OTG fsm, it includes OTG fsm operations
15 * - ADP
16 * - OTG test device
19 #include <linux/usb/otg.h>
27 #include "otg.h"
30 /* Add for otg: interact with user space app */
40 t = scnprintf(next, size, "%d\n", ci->fsm.a_bus_req); in a_bus_req_show()
41 size -= t; in a_bus_req_show()
[all …]
|
| /kernel/linux/linux-4.19/drivers/usb/chipidea/ |
| D | otg_fsm.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * otg_fsm.c - ChipIdea USB IP core OTG FSM driver
11 * This file mainly handles OTG fsm, it includes OTG fsm operations
15 * - ADP
16 * - OTG test device
19 #include <linux/usb/otg.h>
27 #include "otg.h"
30 /* Add for otg: interact with user space app */
40 t = scnprintf(next, size, "%d\n", ci->fsm.a_bus_req); in a_bus_req_show()
41 size -= t; in a_bus_req_show()
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/dwc3/ |
| D | drd.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * drd.c - DesignWare USB3 DRD Controller Dual-role support
5 * Copyright (C) 2017 Texas Instruments Incorporated - https://www.ti.com
21 u32 reg = dwc3_readl(dwc->regs, DWC3_OEVTEN); in dwc3_otg_disable_events()
24 dwc3_writel(dwc->regs, DWC3_OEVTEN, reg); in dwc3_otg_disable_events()
29 u32 reg = dwc3_readl(dwc->regs, DWC3_OEVTEN); in dwc3_otg_enable_events()
32 dwc3_writel(dwc->regs, DWC3_OEVTEN, reg); in dwc3_otg_enable_events()
37 u32 reg = dwc3_readl(dwc->regs, DWC3_OEVT); in dwc3_otg_clear_events()
39 dwc3_writel(dwc->regs, DWC3_OEVTEN, reg); in dwc3_otg_clear_events()
56 spin_lock(&dwc->lock); in dwc3_otg_thread_irq()
[all …]
|
| /kernel/linux/linux-5.10/drivers/usb/musb/ |
| D | da8xx.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * Texas Instruments DA8xx/OMAP-L1x "glue layer"
5 * Copyright (c) 2008-2009 MontaVista Software, Inc. <source@mvista.com>
8 * Copyright (C) 2005-2006 by Texas Instruments
23 #include <linux/dma-mapping.h>
32 /* USB 2.0 OTG module registers */
46 #define DA8XX_USB_GENERIC_RNDIS_EP_SIZE_REG(n) (0x50 + (((n) - 1) << 2))
76 * - not read/write INTRUSB/INTRUSBE (except during
78 * - use INTSET/INTCLR instead.
82 * da8xx_musb_enable - enable interrupts
[all …]
|
| D | tusb6010.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * TUSB6010 USB 2.0 OTG Dual Role controller
9 * - Driver assumes that interface to external host (main CPU) is
24 #include <linux/dma-mapping.h>
46 void __iomem *tbase = musb->ctrl_base; in tusb_get_revision()
63 void __iomem *tbase = musb->ctrl_base; in tusb_print_revision()
66 rev = musb->tusb_revision; in tusb_print_revision()
91 * Workaround for spontaneous WBUS wake-up issue #2 for tusb3.0.
96 void __iomem *tbase = musb->ctrl_base; in tusb_wbus_quirk()
109 dev_dbg(musb->controller, "Enabled tusb wbus quirk ctrl %08x ena %08x\n", in tusb_wbus_quirk()
[all …]
|
| /kernel/linux/linux-4.19/drivers/usb/musb/ |
| D | da8xx.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * Texas Instruments DA8xx/OMAP-L1x "glue layer"
5 * Copyright (c) 2008-2009 MontaVista Software, Inc. <source@mvista.com>
8 * Copyright (C) 2005-2006 by Texas Instruments
23 #include <linux/dma-mapping.h>
32 /* USB 2.0 OTG module registers */
46 #define DA8XX_USB_GENERIC_RNDIS_EP_SIZE_REG(n) (0x50 + (((n) - 1) << 2))
76 * - not read/write INTRUSB/INTRUSBE (except during
78 * - use INTSET/INTCLR instead.
82 * da8xx_musb_enable - enable interrupts
[all …]
|
| D | tusb6010.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * TUSB6010 USB 2.0 OTG Dual Role controller
9 * - Driver assumes that interface to external host (main CPU) is
24 #include <linux/dma-mapping.h>
46 void __iomem *tbase = musb->ctrl_base; in tusb_get_revision()
63 void __iomem *tbase = musb->ctrl_base; in tusb_print_revision()
66 rev = musb->tusb_revision; in tusb_print_revision()
91 * Workaround for spontaneous WBUS wake-up issue #2 for tusb3.0.
96 void __iomem *tbase = musb->ctrl_base; in tusb_wbus_quirk()
109 dev_dbg(musb->controller, "Enabled tusb wbus quirk ctrl %08x ena %08x\n", in tusb_wbus_quirk()
[all …]
|