Home
last modified time | relevance | path

Searched +full:rgmii +full:- +full:id (Results 1 – 25 of 563) sorted by relevance

12345678910>>...23

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Dadi,adin.yaml1 # SPDX-License-Identifier: GPL-2.0+
3 ---
4 $id: http://devicetree.org/schemas/net/adi,adin.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexandru Ardelean <alexandru.ardelean@analog.com>
16 - $ref: ethernet-phy.yaml#
19 adi,rx-internal-delay-ps:
21 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
22 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
26 adi,tx-internal-delay-ps:
[all …]
Damlogic,meson-dwmac.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/net/amlogic,meson-dwmac.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - Neil Armstrong <narmstrong@baylibre.com>
12 - Martin Blumenstingl <martin.blumenstingl@googlemail.com>
20 - amlogic,meson6-dwmac
21 - amlogic,meson8b-dwmac
22 - amlogic,meson8m2-dwmac
23 - amlogic,meson-gxbb-dwmac
[all …]
Dethernet-controller.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/net/ethernet-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - David S. Miller <davem@davemloft.net>
16 local-mac-address:
19 $ref: /schemas/types.yaml#definitions/uint8-array
21 - minItems: 6
24 mac-address:
29 local-mac-address property.
[all …]
Dqca,ar803x.yaml1 # SPDX-License-Identifier: GPL-2.0+
3 ---
4 $id: http://devicetree.org/schemas/net/qca,ar803x.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrew Lunn <andrew@lunn.ch>
11 - Florian Fainelli <f.fainelli@gmail.com>
12 - Heiner Kallweit <hkallweit1@gmail.com>
18 - $ref: ethernet-phy.yaml#
21 qca,clk-out-frequency:
26 qca,clk-out-strength:
[all …]
Dxilinx_gmii2rgmii.txt2 --------------------------------------------------------
5 Independent Interface (RGMII) core provides the RGMII between RGMII-compliant
18 - compatible : Should be "xlnx,gmii-to-rgmii-1.0"
19 - reg : The ID number for the phy, usually a small integer
20 - phy-handle : Should point to the external phy device.
25 #address-cells = <1>;
26 #size-cells = <0>;
27 phy: ethernet-phy@0 {
31 compatible = "xlnx,gmii-to-rgmii-1.0";
33 phy-handle = <&phy>;
Dti,dp83867.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/net/ti,dp83867.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
11 - $ref: "ethernet-controller.yaml#"
14 - Dan Murphy <dmurphy@ti.com>
18 transceiver with integrated PMD sublayers to support 10BASE-Te, 100BASE-TX
19 and 1000BASE-T Ethernet protocols.
25 Media Independent Interface (GMII) or Reduced GMII (RGMII).
34 ti,min-output-impedance:
[all …]
Dapm-xgene-enet.txt1 APM X-Gene SoC Ethernet nodes
3 Ethernet nodes are defined to describe on-chip ethernet interfaces in
4 APM X-Gene SoC.
7 - compatible: Should state binding information from the following list,
8 - "apm,xgene-enet": RGMII based 1G interface
9 - "apm,xgene1-sgenet": SGMII based 1G interface
10 - "apm,xgene1-xgenet": XFI based 10G interface
11 - reg: Address and length of the register set for the device. It contains the
12 information of registers in the same order as described by reg-names
13 - reg-names: Should contain the register set names
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/dsa/
Dsja1105.txt6 - compatible:
8 - "nxp,sja1105e"
9 - "nxp,sja1105t"
10 - "nxp,sja1105p"
11 - "nxp,sja1105q"
12 - "nxp,sja1105r"
13 - "nxp,sja1105s"
15 Although the device ID could be detected at runtime, explicit bindings
18 and the non-SGMII devices, while pin-compatible, are not equal in terms
19 of support for RGMII internal delays (supported on P/Q/R/S, but not on
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/xilinx/
Dzynqmp-zc1751-xm018-dc4.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * dts file for Xilinx ZynqMP zc1751-xm018-dc4
5 * (C) Copyright 2015 - 2019, Xilinx, Inc.
10 /dts-v1/;
13 #include "zynqmp-clk-ccf.dtsi"
16 model = "ZynqMP zc1751-xm018-dc4";
17 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp";
33 stdout-path = "serial0:115200n8";
116 phy-mode = "rgmii-id";
117 phy-handle = <&ethernet_phy0>;
[all …]
/kernel/linux/linux-4.19/arch/arm64/boot/dts/xilinx/
Dzynqmp-zc1751-xm018-dc4.dts1 // SPDX-License-Identifier: GPL-2.0+
3 * dts file for Xilinx ZynqMP zc1751-xm018-dc4
5 * (C) Copyright 2015 - 2018, Xilinx, Inc.
10 /dts-v1/;
13 #include "zynqmp-clk.dtsi"
16 model = "ZynqMP zc1751-xm018-dc4";
17 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp";
33 stdout-path = "serial0:115200n8";
116 phy-mode = "rgmii-id";
117 phy-handle = <&ethernet_phy0>;
[all …]
/kernel/linux/linux-5.10/Documentation/ABI/testing/
Dsysfs-class-net-phydev24 This attribute contains the 32-bit PHY Identifier as reported
26 This ID is used to match the device with the appropriate
41 <empty> (not available), mii, gmii, sgmii, tbi, rev-mii,
42 rmii, rgmii, rgmii-id, rgmii-rxid, rgmii-txid, rtbi, smii
43 xgmii, moca, qsgmii, trgmii, 1000base-x, 2500base-x, rxaui,
44 xaui, 10gbase-kr, unknown
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/
Dmvme7100.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright 2016 Elettra-Sincrotrone Trieste S.C.p.A.
10 /include/ "mpc8641si-pre.dtsi"
37 phy-handle = <&phy0>;
38 phy-connection-type = "rgmii-id";
42 phy0: ethernet-phy@1 {
45 phy1: ethernet-phy@2 {
48 phy2: ethernet-phy@3 {
51 phy3: ethernet-phy@4 {
57 phy-handle = <&phy1>;
[all …]
Dsbc8641d.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
12 /include/ "mpc8641si-pre.dtsi"
35 compatible = "cfi-flash";
37 bank-width = <2>;
38 device-width = <2>;
39 #address-cells = <1>;
40 #size-cells = <1>;
44 read-only;
49 read-only;
58 read-only;
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dls1021a-tsn.dts1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright 2016-2018 NXP Semiconductors
6 /dts-v1/;
10 model = "NXP LS1021A-TSN Board";
12 sys_mclk: clock-mclk {
13 compatible = "fixed-clock";
14 #clock-cells = <0>;
15 clock-frequency = <24576000>;
18 reg_vdda_codec: regulator-3V3 {
19 compatible = "regulator-fixed";
[all …]
/kernel/linux/linux-4.19/arch/powerpc/boot/dts/fsl/
Dmvme7100.dts4 * Copyright 2016 Elettra-Sincrotrone Trieste S.C.p.A.
15 /include/ "mpc8641si-pre.dtsi"
42 phy-handle = <&phy0>;
43 phy-connection-type = "rgmii-id";
47 phy0: ethernet-phy@1 {
50 phy1: ethernet-phy@2 {
53 phy2: ethernet-phy@3 {
56 phy3: ethernet-phy@4 {
62 phy-handle = <&phy1>;
63 phy-connection-type = "rgmii-id";
[all …]
Dsbc8641d.dts16 /include/ "mpc8641si-pre.dtsi"
39 compatible = "cfi-flash";
41 bank-width = <2>;
42 device-width = <2>;
43 #address-cells = <1>;
44 #size-cells = <1>;
48 read-only;
53 read-only;
62 read-only;
67 compatible = "wrs,epld-localbus";
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/net/
Dxilinx_gmii2rgmii.txt2 --------------------------------------------------------
5 Independent Interface (RGMII) core provides the RGMII between RGMII-compliant
18 - compatible : Should be "xlnx,gmii-to-rgmii-1.0"
19 - reg : The ID number for the phy, usually a small integer
20 - phy-handle : Should point to the external phy device.
25 #address-cells = <1>;
26 #size-cells = <0>;
27 phy: ethernet-phy@0 {
31 compatible = "xlnx,gmii-to-rgmii-1.0";
33 phy-handle = <&phy>;
Dapm-xgene-enet.txt1 APM X-Gene SoC Ethernet nodes
3 Ethernet nodes are defined to describe on-chip ethernet interfaces in
4 APM X-Gene SoC.
7 - compatible: Should state binding information from the following list,
8 - "apm,xgene-enet": RGMII based 1G interface
9 - "apm,xgene1-sgenet": SGMII based 1G interface
10 - "apm,xgene1-xgenet": XFI based 10G interface
11 - reg: Address and length of the register set for the device. It contains the
12 information of registers in the same order as described by reg-names
13 - reg-names: Should contain the register set names
[all …]
Dethernet.txt5 Documentation/devicetree/bindings/phy/phy-bindings.txt.
7 - local-mac-address: array of 6 bytes, specifies the MAC address that was
9 - mac-address: array of 6 bytes, specifies the MAC address that was last used by
11 the device by the boot program is different from the "local-mac-address"
13 - nvmem-cells: phandle, reference to an nvmem node for the MAC address;
14 - nvmem-cell-names: string, should be "mac-address" if nvmem is to be used;
15 - max-speed: number, specifies maximum speed in Mbit/s supported by the device;
16 - max-frame-size: number, maximum transfer unit (IEEE defined MTU), rather than
19 - phy-mode: string, operation mode of the PHY interface. This is now a de-facto
27 * "rev-mii"
[all …]
Dmeson-dwmac.txt9 - compatible: Depending on the platform this should be one of:
10 - "amlogic,meson6-dwmac"
11 - "amlogic,meson8b-dwmac"
12 - "amlogic,meson8m2-dwmac"
13 - "amlogic,meson-gxbb-dwmac"
14 - "amlogic,meson-axg-dwmac"
19 - reg: The first register range should be the one of the DWMAC
25 - clock-names: Should contain the following:
26 - "stmmaceth" - see stmmac.txt
27 - "clkin0" - first parent clock of the internal mux
[all …]
/kernel/linux/linux-4.19/Documentation/ABI/testing/
Dsysfs-class-net-phydev22 32-bit hexadecimal value corresponding to the PHY device's OUI,
32 <empty> (not available), mii, gmii, sgmii, tbi, rev-mii,
33 rmii, rgmii, rgmii-id, rgmii-rxid, rgmii-txid, rtbi, smii
34 xgmii, moca, qsgmii, trgmii, 1000base-x, 2500base-x, rxaui,
35 xaui, 10gbase-kr, unknown
/kernel/linux/linux-4.19/drivers/net/ethernet/broadcom/genet/
Dbcmmii.c4 * Copyright (c) 2014-2017 Broadcom
27 #include <linux/platform_data/mdio-bcm-unimac.h>
32 * update UMAC and RGMII block when link up
37 struct phy_device *phydev = dev->phydev; in bcmgenet_mii_setup()
41 if (priv->old_link != phydev->link) { in bcmgenet_mii_setup()
43 priv->old_link = phydev->link; in bcmgenet_mii_setup()
46 if (phydev->link) { in bcmgenet_mii_setup()
48 if (priv->old_speed != phydev->speed) { in bcmgenet_mii_setup()
50 priv->old_speed = phydev->speed; in bcmgenet_mii_setup()
53 if (priv->old_duplex != phydev->duplex) { in bcmgenet_mii_setup()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/broadcom/genet/
Dbcmmii.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2014-2017 Broadcom
24 #include <linux/platform_data/mdio-bcm-unimac.h>
29 * update UMAC and RGMII block when link up
34 struct phy_device *phydev = dev->phydev; in bcmgenet_mii_setup()
38 if (priv->old_link != phydev->link) { in bcmgenet_mii_setup()
40 priv->old_link = phydev->link; in bcmgenet_mii_setup()
43 if (phydev->link) { in bcmgenet_mii_setup()
45 if (priv->old_speed != phydev->speed) { in bcmgenet_mii_setup()
47 priv->old_speed = phydev->speed; in bcmgenet_mii_setup()
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe/
Ducc.txt4 - device_type : should be "network", "hldc", "uart", "transparent"
6 - compatible : could be "ucc_geth" or "fsl_atm" and so on.
7 - cell-index : the ucc number(1-8), corresponding to UCCx in UM.
8 - reg : Offset and length of the register set for the device
9 - interrupts : <a b> where a is the interrupt number and b is a
14 - pio-handle : The phandle for the Parallel I/O port configuration.
15 - port-number : for UART drivers, the port number to use, between 0 and 3.
18 CPM UART driver, the port-number is required for the QE UART driver.
19 - soft-uart : for UART drivers, if specified this means the QE UART device
20 driver should use "Soft-UART" mode, which is needed on some SOCs that have
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/soc/fsl/cpm_qe/qe/
Ducc.txt4 - device_type : should be "network", "hldc", "uart", "transparent"
6 - compatible : could be "ucc_geth" or "fsl_atm" and so on.
7 - cell-index : the ucc number(1-8), corresponding to UCCx in UM.
8 - reg : Offset and length of the register set for the device
9 - interrupts : <a b> where a is the interrupt number and b is a
14 - pio-handle : The phandle for the Parallel I/O port configuration.
15 - port-number : for UART drivers, the port number to use, between 0 and 3.
18 CPM UART driver, the port-number is required for the QE UART driver.
19 - soft-uart : for UART drivers, if specified this means the QE UART device
20 driver should use "Soft-UART" mode, which is needed on some SOCs that have
[all …]

12345678910>>...23