Searched +full:rs485 +full:- +full:rx +full:- +full:during +full:- +full:tx (Results 1 – 25 of 36) sorted by relevance
12
| /kernel/linux/linux-4.19/Documentation/devicetree/bindings/serial/ |
| D | fsl-lpuart.txt | 4 - compatible : 5 - "fsl,vf610-lpuart" for lpuart compatible with the one integrated 6 on Vybrid vf610 SoC with 8-bit register organization 7 - "fsl,ls1021a-lpuart" for lpuart compatible with the one integrated 8 on LS1021A SoC with 32-bit big-endian register organization 9 - "fsl,imx7ulp-lpuart" for lpuart compatible with the one integrated 10 on i.MX7ULP SoC with 32-bit little-endian register organization 11 - reg : Address and length of the register set for the device 12 - interrupts : Should contain uart interrupt 13 - clocks : phandle + clock specifier pairs, one for each entry in clock-names [all …]
|
| D | atmel-usart.txt | 4 - compatible: Should be "atmel,<chip>-usart" or "atmel,<chip>-dbgu" 7 For the dbgu UART, use "atmel,<chip>-dbgu", "atmel,<chip>-usart" 8 - reg: Should contain registers location and length 9 - interrupts: Should contain interrupt 10 - clock-names: tuple listing input clock names. 12 - clocks: phandles to input clocks. 15 - atmel,use-dma-rx: use of PDC or DMA for receiving data 16 - atmel,use-dma-tx: use of PDC or DMA for transmitting data 17 - {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD line respectively. 20 - add dma bindings for dma transfer: [all …]
|
| D | rs485.txt | 1 * RS485 serial communications 4 the built-in half-duplex mode. 5 The properties described hereafter shall be given to a half-duplex capable 9 - rs485-rts-delay: prop-encoded-array <a b> where: 15 - rs485-rts-active-low: drive RTS low when sending (default is high). 16 - linux,rs485-enabled-at-boot-time: empty property telling to enable the rs485 18 - rs485-rx-during-tx: empty property that enables the receiving of data even 21 RS485 example for Atmel USART: 23 compatible = "atmel,at91sam9260-usart"; 26 atmel,use-dma-rx; [all …]
|
| D | omap_serial.txt | 4 - compatible : should be "ti,am654-uart" for AM654 controllers 5 - compatible : should be "ti,omap2-uart" for OMAP2 controllers 6 - compatible : should be "ti,omap3-uart" for OMAP3 controllers 7 - compatible : should be "ti,omap4-uart" for OMAP4 controllers 8 - compatible : should be "ti,am4372-uart" for AM437x controllers 9 - compatible : should be "ti,am3352-uart" for AM335x controllers 10 - compatible : should be "ti,dra742-uart" for DRA7x controllers 11 - reg : address and length of the register space 12 - interrupts or interrupts-extended : Should contain the uart interrupt 16 - ti,hwmods : Must be "uart<n>", n being the instance number (1-based) [all …]
|
| D | st,stm32-usart.txt | 4 - compatible: can be either: 5 - "st,stm32-uart", 6 - "st,stm32f7-uart", 7 - "st,stm32h7-uart". 9 - reg: The address and length of the peripheral registers space 10 - interrupts: 11 - The interrupt line for the USART instance, 12 - An optional wake-up interrupt. 13 - clocks: The input clock of the USART instance 16 - pinctrl: The reference on the pins configuration [all …]
|
| D | fsl-imx-uart.txt | 4 - compatible : Should be "fsl,<soc>-uart" 5 - reg : Address and length of the register set for the device 6 - interrupts : Should contain uart interrupt 9 - fsl,dte-mode : Indicate the uart works in DTE mode. The uart works 11 - rs485-rts-delay, rs485-rts-active-low, rs485-rx-during-tx, 12 linux,rs485-enabled-at-boot-time: see rs485.txt. Note that for RS485 13 you must enable either the "uart-has-rtscts" or the "rts-gpios" 14 properties. In case you use "uart-has-rtscts" the signal that controls 16 and RTS_B is input, regardless of dte-mode. 31 compatible = "fsl,imx51-uart", "fsl,imx21-uart"; [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/serial/ |
| D | st,stm32-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/st,stm32-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 - Erwan Le Ray <erwan.leray@st.com> 13 - $ref: rs485.yaml 18 - st,stm32-uart 19 - st,stm32f7-uart 20 - st,stm32h7-uart 37 st,hw-flow-ctrl: [all …]
|
| D | omap_serial.txt | 4 - compatible : should be "ti,j721e-uart", "ti,am654-uart" for J721E controllers 5 - compatible : should be "ti,am654-uart" for AM654 controllers 6 - compatible : should be "ti,omap2-uart" for OMAP2 controllers 7 - compatible : should be "ti,omap3-uart" for OMAP3 controllers 8 - compatible : should be "ti,omap4-uart" for OMAP4 controllers 9 - compatible : should be "ti,am4372-uart" for AM437x controllers 10 - compatible : should be "ti,am3352-uart" for AM335x controllers 11 - compatible : should be "ti,dra742-uart" for DRA7x controllers 12 - reg : address and length of the register space 13 - interrupts or interrupts-extended : Should contain the uart interrupt [all …]
|
| D | fsl-imx-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/fsl-imx-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Fabio Estevam <fabio.estevam@nxp.com> 13 - $ref: "serial.yaml" 14 - $ref: "rs485.yaml" 19 - const: fsl,imx1-uart 20 - const: fsl,imx21-uart 21 - items: [all …]
|
| D | rs485.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/serial/rs485.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: RS485 serial communications Bindings 10 direction for the built-in half-duplex mode. The properties described 11 hereafter shall be given to a half-duplex capable UART node. 14 - Rob Herring <robh@kernel.org> 17 rs485-rts-delay: 18 description: prop-encoded-array <a b> [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mfd/ |
| D | atmel-usart.txt | 4 - compatible: Should be one of the following: 5 - "atmel,at91rm9200-usart" 6 - "atmel,at91sam9260-usart" 7 - "microchip,sam9x60-usart" 8 - "atmel,at91rm9200-dbgu", "atmel,at91rm9200-usart" 9 - "atmel,at91sam9260-dbgu", "atmel,at91sam9260-usart" 10 - "microchip,sam9x60-dbgu", "microchip,sam9x60-usart" 11 - reg: Should contain registers location and length 12 - interrupts: Should contain interrupt 13 - clock-names: tuple listing input clock names. [all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | stm32mp15xx-dhcom-drc02.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause 6 #include <dt-bindings/input/input.h> 7 #include <dt-bindings/pwm/pwm.h> 17 stdout-path = "serial0:115200n8"; 32 * GPIO line, however the STM32 UART driver assumes RX happens 33 * during TX anyway and that it only controls drive enable DE 34 * line. Hence, the RX is always enabled here. 36 rs485-rx-en { 37 gpio-hog; 39 output-low; [all …]
|
| /kernel/linux/linux-5.10/drivers/tty/serial/ |
| D | fsl_lpuart.c | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * Copyright 2012-2014 Freescale Semiconductor, Inc. 10 #include <linux/dma-mapping.h> 23 /* All registers are 8-bit width */ 112 /* 32-bit register definition */ 222 /* Rx DMA timeout in ms, which is used to calculate Rx ring buffer size */ 225 #define DRIVER_NAME "fsl-lpuart" 305 { .compatible = "fsl,vf610-lpuart", .data = &vf_data, }, 306 { .compatible = "fsl,ls1021a-lpuart", .data = &ls1021a_data, }, 307 { .compatible = "fsl,ls1028a-lpuart", .data = &ls1028a_data, }, [all …]
|
| D | sc16is7xx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * SC16IS7xx tty serial driver - Copyright (C) 2014 GridPoint 33 #define SC16IS7XX_RHR_REG (0x00) /* RX FIFO */ 34 #define SC16IS7XX_THR_REG (0x00) /* TX FIFO */ 43 #define SC16IS7XX_TXLVL_REG (0x08) /* TX FIFO level */ 44 #define SC16IS7XX_RXLVL_REG (0x09) /* RX FIFO level */ 46 * - only on 75x/76x 49 * - only on 75x/76x 52 * - only on 75x/76x 55 * - only on 75x/76x [all …]
|
| D | atmel_serial.c | 1 // SPDX-License-Identifier: GPL-2.0+ 23 #include <linux/dma-mapping.h> 45 * These two offsets are substracted from the RX FIFO size to define the RTS 61 /* Use device name ttyAT, major 204 and minor 154-169. This is necessary if we 70 /* Use device name ttyS, major 4, minor 64-68. This is the usual serial port 113 u32 backup_imr; /* IMR saved during suspend */ 118 short pdc_rx_idx; /* current PDC RX buffer */ 144 u32 backup_mode; /* MR saved during iso7816 operations */ 145 u32 backup_brgr; /* BRGR saved during iso7816 operations */ 162 bool hd_start_rx; /* can start RX during half-duplex operation */ [all …]
|
| D | imx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 30 #include <linux/dma-mapping.h> 33 #include <linux/platform_data/serial-imx.h> 34 #include <linux/platform_data/dma-imx.h> 125 #define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7) 154 #define UTS_LOOP (1<<12) /* Loop tx and rx */ 161 /* We've been assigned a range on the "Low-density serial ports" major */ 170 * filling the TX fifo incase CTS has been dropped. 174 #define DRIVER_NAME "IMX-uart" 268 .name = "imx1-uart", [all …]
|
| D | omap-serial.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Driver for OMAP-UART controller. 16 * this driver as required for the omap-platform. 37 #include <linux/platform_data/serial-omap.h> 78 #define OMAP_UART_DMA_CH_FREE -1 107 * Buffer for rx dma. It is not required for tx because the buffer 117 /* timer to poll activity on rx dma */ 175 offset <<= up->port.regshift; in serial_in() 176 return readw(up->port.membase + offset); in serial_in() 181 offset <<= up->port.regshift; in serial_out() [all …]
|
| /kernel/linux/linux-4.19/drivers/tty/serial/ |
| D | fsl_lpuart.c | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * Copyright 2012-2014 Freescale Semiconductor, Inc. 14 #include <linux/dma-mapping.h> 27 /* All registers are 8-bit width */ 116 /* 32-bit register definition */ 225 /* Rx DMA timeout in ms, which is used to calculate Rx ring buffer size */ 228 #define DRIVER_NAME "fsl-lpuart" 280 { .compatible = "fsl,vf610-lpuart", .data = &vf_data, }, 281 { .compatible = "fsl,ls1021a-lpuart", .data = &ls_data, }, 282 { .compatible = "fsl,imx7ulp-lpuart", .data = &imx_data, }, [all …]
|
| D | sc16is7xx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * SC16IS7xx tty serial driver - Copyright (C) 2014 GridPoint 33 #define SC16IS7XX_RHR_REG (0x00) /* RX FIFO */ 34 #define SC16IS7XX_THR_REG (0x00) /* TX FIFO */ 43 #define SC16IS7XX_TXLVL_REG (0x08) /* TX FIFO level */ 44 #define SC16IS7XX_RXLVL_REG (0x09) /* RX FIFO level */ 46 * - only on 75x/76x 49 * - only on 75x/76x 52 * - only on 75x/76x 55 * - only on 75x/76x [all …]
|
| D | omap-serial.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Driver for OMAP-UART controller. 16 * this driver as required for the omap-platform. 42 #include <linux/platform_data/serial-omap.h> 44 #include <dt-bindings/gpio/gpio.h> 85 #define OMAP_UART_DMA_CH_FREE -1 114 * Buffer for rx dma. It is not required for tx because the buffer 124 /* timer to poll activity on rx dma */ 180 offset <<= up->port.regshift; in serial_in() 181 return readw(up->port.membase + offset); in serial_in() [all …]
|
| D | imx.c | 1 // SPDX-License-Identifier: GPL-2.0+ 32 #include <linux/dma-mapping.h> 35 #include <linux/platform_data/serial-imx.h> 36 #include <linux/platform_data/dma-imx.h> 127 #define UFCR_RFDIV_REG(x) (((x) < 7 ? 6 - (x) : 6) << 7) 156 #define UTS_LOOP (1<<12) /* Loop tx and rx */ 163 /* We've been assigned a range on the "Low-density serial ports" major */ 172 * filling the TX fifo incase CTS has been dropped. 176 #define DRIVER_NAME "IMX-uart" 257 .name = "imx1-uart", [all …]
|
| D | atmel_serial.c | 1 // SPDX-License-Identifier: GPL-2.0+ 24 #include <linux/dma-mapping.h> 47 * These two offsets are substracted from the RX FIFO size to define the RTS 67 /* Use device name ttyAT, major 204 and minor 154-169. This is necessary if we 76 /* Use device name ttyS, major 4, minor 64-68. This is the usual serial port 119 u32 backup_imr; /* IMR saved during suspend */ 124 short pdc_rx_idx; /* current PDC RX buffer */ 166 bool hd_start_rx; /* can start RX during half-duplex operation */ 198 { .compatible = "atmel,at91rm9200-usart" }, 199 { .compatible = "atmel,at91sam9260-usart" }, [all …]
|
| /kernel/linux/linux-5.10/include/linux/ |
| D | serial_8250.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 47 * the numbering here, except for the legacy entry being -1. 50 PLAT8250_DEV_LEGACY = -1, 80 struct hrtimer start_tx_timer; /* "rs485 start tx" timer */ 81 struct hrtimer stop_tx_timer; /* "rs485 stop tx" timer */ 84 unsigned int tx_stopped:1; /* tx is currently stopped */ 100 bool fifo_bug; /* min RX trigger if enabled */ 111 unsigned char canary; /* non-zero during system sleep
|
| /kernel/linux/linux-4.19/include/linux/ |
| D | serial_8250.h | 50 * the numbering here, except for the legacy entry being -1. 53 PLAT8250_DEV_LEGACY = -1, 83 struct hrtimer start_tx_timer; /* "rs485 start tx" timer */ 84 struct hrtimer stop_tx_timer; /* "rs485 stop tx" timer */ 102 bool fifo_bug; /* min RX trigger if enabled */ 113 unsigned char canary; /* non-zero during system sleep
|
| /kernel/linux/linux-4.19/drivers/tty/serial/8250/ |
| D | 8250_omap.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * 8250-core based driver for the OMAP internal UART 5 * based on omap-serial.c, Copyright (C) 2010 Texas Instruments. 28 #include <linux/dma-mapping.h> 128 return readl(up->port.membase + (reg << up->port.regshift)); in uart_read() 134 struct omap8250_priv *priv = up->port.private_data; in omap8250_set_mctrl() 145 if ((mctrl & TIOCM_RTS) && (port->status & UPSTAT_AUTORTS)) in omap8250_set_mctrl() 146 priv->efr |= UART_EFR_RTS; in omap8250_set_mctrl() 148 priv->efr &= ~UART_EFR_RTS; in omap8250_set_mctrl() 149 serial_out(up, UART_EFR, priv->efr); in omap8250_set_mctrl() [all …]
|
12