Home
last modified time | relevance | path

Searched +full:single +full:- +full:port (Results 1 – 25 of 1028) sorted by relevance

12345678910>>...42

/kernel/linux/linux-5.10/drivers/usb/serial/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
14 Please read <file:Documentation/usb/usb-serial.rst> for more
28 converter port as the system console (the system console is the
30 allows logins in single user mode). This could be useful if some
31 terminal or printer is connected to that serial port.
42 port, /dev/ttyUSB0, as system console.
50 read <file:Documentation/usb/usb-serial.rst> for more information on
61 - Suunto ANT+ USB device.
62 - Medtronic CareLink USB device
63 - Fundamental Software dongle.
[all …]
/kernel/linux/linux-4.19/drivers/usb/serial/
DKconfig8 ---help---
13 Please read <file:Documentation/usb/usb-serial.txt> for more
25 ---help---
27 converter port as the system console (the system console is the
29 allows logins in single user mode). This could be useful if some
30 terminal or printer is connected to that serial port.
41 port, /dev/ttyUSB0, as system console.
49 read <file:Documentation/usb/usb-serial.txt> for more information on
60 - Suunto ANT+ USB device.
61 - Medtronic CareLink USB device
[all …]
/kernel/linux/linux-4.19/Documentation/scsi/
Dbfa.txt5 ------------------
12 1657:0013:1657:0014 425 4Gbps dual port FC HBA
13 1657:0013:1657:0014 825 8Gbps PCIe dual port FC HBA
14 1657:0013:103c:1742 HP 82B 8Gbps PCIedual port FC HBA
15 1657:0013:103c:1744 HP 42B 4Gbps dual port FC HBA
16 1657:0017:1657:0014 415 4Gbps single port FC HBA
17 1657:0017:1657:0014 815 8Gbps single port FC HBA
18 1657:0017:103c:1741 HP 41B 4Gbps single port FC HBA
19 1657:0017:103c 1743 HP 81B 8Gbps single port FC HBA
20 1657:0021:103c:1779 804 8Gbps FC HBA for HP Bladesystem c-class
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/bridge/
Dthine,thc63lvd1024.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
15 streams to parallel data outputs. The chip supports single/dual input/output
19 Single or dual operation mode, output data mapping and DDR output modes are
33 The device can operate in single-link mode or dual-link mode. In
34 single-link mode, all pixels are received on port@0, and port@1 shall not
35 contain any endpoint. In dual-link mode, even-numbered pixels are
[all …]
/kernel/linux/linux-4.19/Documentation/usb/
Dusb-serial.txt36 ConnectTech WhiteHEAT 4 port converter
55 properly enumerated, assigned a port, and then communication _should_ be
62 This goes against the current documentation for pilot-xfer and other
66 When the device is connected, try talking to it on the second port
67 (this is usually /dev/ttyUSB1 if you do not have any other usb-serial
68 devices in the system.) The system log should tell you which port is
69 the port to use for the HotSync transfer. The "Generic" port can be used
75 kernel system log for information on which is the correct port to use.
79 necessary. Some devices need this before they can talk to the USB port
89 Kroah-Hartman at greg@kroah.com
[all …]
/kernel/linux/linux-5.10/Documentation/usb/
Dusb-serial.rst44 ConnectTech WhiteHEAT 4 port converter
45 --------------------------------------
58 -----------------------------------------------
65 properly enumerated, assigned a port, and then communication _should_ be
72 This goes against the current documentation for pilot-xfer and other
76 When the device is connected, try talking to it on the second port
77 (this is usually /dev/ttyUSB1 if you do not have any other usb-serial
78 devices in the system.) The system log should tell you which port is
79 the port to use for the HotSync transfer. The "Generic" port can be used
85 kernel system log for information on which is the correct port to use.
[all …]
/kernel/linux/linux-5.10/Documentation/scsi/
Dbfa.rst1 .. SPDX-License-Identifier: GPL-2.0
8 ------------------
16 1657:0013:1657:0014 425 4Gbps dual port FC HBA
17 1657:0013:1657:0014 825 8Gbps PCIe dual port FC HBA
18 1657:0013:103c:1742 HP 82B 8Gbps PCIedual port FC HBA
19 1657:0013:103c:1744 HP 42B 4Gbps dual port FC HBA
20 1657:0017:1657:0014 415 4Gbps single port FC HBA
21 1657:0017:1657:0014 815 8Gbps single port FC HBA
22 1657:0017:103c:1741 HP 41B 4Gbps single port FC HBA
23 1657:0017:103c 1743 HP 81B 8Gbps single port FC HBA
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/gpio/
Dsnps-dwapb-gpio.txt4 - compatible : Should contain "snps,dw-apb-gpio"
5 - reg : Address and length of the register set for the device.
6 - #address-cells : should be 1 (for addressing port subnodes).
7 - #size-cells : should be 0 (port subnodes).
13 - compatible : "snps,dw-apb-gpio-port"
14 - gpio-controller : Marks the device node as a gpio controller.
15 - #gpio-cells : Should be two. The first cell is the pin number and
19 - reg : The integer port index of the port, a single cell.
22 - interrupt-controller : The first port may be configured to be an interrupt
24 - #interrupt-cells : Specifies the number of cells needed to encode an
[all …]
Dnvidia,tegra186-gpio.txt15 register set. These registers exist in a single contiguous block of physical
31 implemented by the SoC. Each GPIO is assigned to a port, and a port may control
32 a number of GPIOs. Thus, each GPIO is named according to an alphabetical port
33 name and an integer GPIO name within the port. For example, GPIO_PA0, GPIO_PN6,
37 implemented GPIOs within each port varies. GPIO registers within a controller
38 are grouped and laid out according to the port they affect.
40 The mapping from port name to the GPIO controller that implements that port, and
41 the mapping from port name to register offset within a controller, are both
42 extremely non-linear. The header file <dt-bindings/gpio/tegra186-gpio.h>
43 describes the port-level mapping. In that file, the naming convention for ports
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Drenesas,rza1-ports.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/renesas,rza1-ports.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jacopo Mondi <jacopo+renesas@jmondi.org>
11 - Geert Uytterhoeven <geert+renesas@glider.be>
16 Pin multiplexing and GPIO configuration is performed on a per-pin basis
17 writing configuration values to per-port register sets.
18 Each "port" features up to 16 pins, each of them configurable for GPIO
19 function (port mode) or in alternate function mode.
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dam57xx-sbc-am57x.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Support for CompuLab SBC-AM57x single board computer
5 * Copyright (C) 2015 CompuLab Ltd. - http://www.compulab.co.il/
9 #include "am57xx-cl-som-am57x.dts"
10 #include "compulab-sb-som.dtsi"
13 model = "CompuLab CL-SOM-AM57x on SB-SOM-AM57x";
14 …compatible = "compulab,sbc-am57x", "compulab,cl-som-am57x", "ti,am5728", "ti,dra742", "ti,dra74", …
24 pinctrl-single,pins = <
31 pinctrl-single,pins = <
44 pinctrl-single,pins = <
[all …]
Domap4-panda-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2011-2013 Texas Instruments Incorporated - https://www.ti.com/
5 #include <dt-bindings/input/input.h>
7 #include "omap4-mcpdm.dtsi"
15 reserved-memory {
16 #address-cells = <1>;
17 #size-cells = <1>;
20 dsp_memory_region: dsp-memory@98000000 {
21 compatible = "shared-dma-pool";
27 ipu_memory_region: ipu-memory@98800000 {
[all …]
/kernel/linux/linux-4.19/Documentation/ABI/stable/
Dsysfs-driver-ib_srp1 What: /sys/class/infiniband_srp/srp-<hca>-<port_number>/add_target
4 Contact: linux-rdma@vger.kernel.org
7 a comma-separated list of login parameters to this sysfs
9 * id_ext, a 16-digit hexadecimal number specifying the eight
10 byte identifier extension in the 16-byte SRP target port
11 identifier. The target port identifier is sent by ib_srp
13 * ioc_guid, a 16-digit hexadecimal number specifying the eight
14 byte I/O controller GUID portion of the 16-byte target port
16 * dgid, a 32-digit hexadecimal number specifying the
18 * pkey, a four-digit hexadecimal number specifying the
[all …]
/kernel/linux/linux-5.10/Documentation/ABI/stable/
Dsysfs-driver-ib_srp1 What: /sys/class/infiniband_srp/srp-<hca>-<port_number>/add_target
4 Contact: linux-rdma@vger.kernel.org
7 a comma-separated list of login parameters to this sysfs
10 * id_ext, a 16-digit hexadecimal number specifying the eight
11 byte identifier extension in the 16-byte SRP target port
12 identifier. The target port identifier is sent by ib_srp
14 * ioc_guid, a 16-digit hexadecimal number specifying the eight
15 byte I/O controller GUID portion of the 16-byte target port
17 * dgid, a 32-digit hexadecimal number specifying the
19 * pkey, a four-digit hexadecimal number specifying the
[all …]
/kernel/linux/linux-4.19/arch/arm/boot/dts/
Domap4-panda-common.dtsi2 * Copyright (C) 2011-2013 Texas Instruments Incorporated - http://www.ti.com/
8 #include <dt-bindings/input/input.h>
18 stdout-path = &uart3;
28 compatible = "gpio-leds";
29 pinctrl-names = "default";
30 pinctrl-0 = <
37 linux,default-trigger = "heartbeat";
43 linux,default-trigger = "mmc0";
48 compatible = "gpio-keys";
49 pinctrl-names = "default";
[all …]
Dam57xx-sbc-am57x.dts2 * Support for CompuLab SBC-AM57x single board computer
4 * Copyright (C) 2015 CompuLab Ltd. - http://www.compulab.co.il/
12 #include "am57xx-cl-som-am57x.dts"
13 #include "compulab-sb-som.dtsi"
16 model = "CompuLab CL-SOM-AM57x on SB-SOM-AM57x";
17 …compatible = "compulab,sbc-am57x", "compulab,cl-som-am57x", "ti,am5728", "ti,dra742", "ti,dra74", …
27 pinctrl-single,pins = <
34 pinctrl-single,pins = <
47 pinctrl-single,pins = <
53 pinctrl-single,pins = <
[all …]
/kernel/linux/linux-5.10/drivers/tty/serial/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
19 comment "Non-8250 serial port support"
22 tristate "ARM AMBA PL010 serial port support"
33 bool "Support for console on AMBA serial port"
39 messages and warnings and which allows logins in single user mode).
49 tristate "ARM AMBA PL011 serial port support"
60 bool "Support for console on AMBA serial port"
67 messages and warnings and which allows logins in single user mode).
89 bool "Early console using RISC-V SBI"
95 Support for early debug console using RISC-V SBI. This enables
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/gpio/
Dnvidia,tegra186-gpio.txt15 register set. These registers exist in a single contiguous block of physical
31 implemented by the SoC. Each GPIO is assigned to a port, and a port may control
32 a number of GPIOs. Thus, each GPIO is named according to an alphabetical port
33 name and an integer GPIO name within the port. For example, GPIO_PA0, GPIO_PN6,
37 implemented GPIOs within each port varies. GPIO registers within a controller
38 are grouped and laid out according to the port they affect.
40 The mapping from port name to the GPIO controller that implements that port, and
41 the mapping from port name to register offset within a controller, are both
42 extremely non-linear. The header file <dt-bindings/gpio/tegra186-gpio.h>
43 describes the port-level mapping. In that file, the naming convention for ports
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/display/bridge/
Dthine,thc63lvd1024.txt2 -------------------------------------------
5 to parallel data outputs. The chip supports single/dual input/output modes,
8 Single or dual operation mode, output data mapping and DDR output modes are
12 - compatible: Shall be "thine,thc63lvd1024"
13 - vcc-supply: Power supply for TTL output, TTL CLOCKOUT signal, LVDS input,
17 - powerdown-gpios: Power down GPIO signal, pin name "/PDWN". Active low
18 - oe-gpios: Output enable GPIO signal, pin name "OE". Active high
20 The THC63LVD1024 video port connections are modeled according
23 Required video port nodes:
24 - port@0: First LVDS input port
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/powerpc/fsl/
Dsrio.txt3 RapidIO port node:
5 - compatible
11 Optionally, a compatible string of "fsl,srio-vX.Y" where X is Major
15 - reg
17 Value type: <prop-encoded-array>
22 - interrupts
24 Value type: <prop_encoded-array>
30 A single IRQ that handles error conditions is specified by this
31 property. (Typically shared with port-write).
33 - fsl,srio-rmu-handle:
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/powerpc/fsl/
Dsrio.txt3 RapidIO port node:
5 - compatible
11 Optionally, a compatible string of "fsl,srio-vX.Y" where X is Major
15 - reg
17 Value type: <prop-encoded-array>
22 - interrupts
24 Value type: <prop_encoded-array>
30 A single IRQ that handles error conditions is specified by this
31 property. (Typically shared with port-write).
33 - fsl,srio-rmu-handle:
[all …]
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/pinctrl/
Drenesas,rza1-pinctrl.txt5 Pin multiplexing and GPIO configuration is performed on a per-pin basis
6 writing configuration values to per-port register sets.
7 Each "port" features up to 16 pins, each of them configurable for GPIO
8 function (port mode) or in alternate function mode.
9 Up to 8 different alternate function modes exist for each single pin.
12 -------------------
15 - compatible: should be:
16 - "renesas,r7s72100-ports": for RZ/A1H
17 - "renesas,r7s72101-ports", "renesas,r7s72100-ports": for RZ/A1M
18 - "renesas,r7s72102-ports": for RZ/A1L
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/renesas/
Dr8a77990-ebisu.dts1 // SPDX-License-Identifier: GPL-2.0
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
26 stdout-path = "serial0:115200n8";
29 audio_clkout: audio-clkout {
32 * but needed to avoid cs2000/rcar_sound probe dead-lock
34 compatible = "fixed-clock";
35 #clock-cells = <0>;
36 clock-frequency = <11289600>;
40 compatible = "pwm-backlight";
[all …]
/kernel/linux/linux-4.19/Documentation/PCI/
DPCIEBUS-HOWTO.txt1 The PCI Express Port Bus Driver Guide HOWTO
7 This guide describes the basics of the PCI Express Port Bus driver
9 register/unregister with the PCI Express Port Bus Driver.
13 3. What is the PCI Express Port Bus Driver
15 A PCI Express Port is a logical PCI-PCI Bridge structure. There
16 are two types of PCI Express Port: the Root Port and the Switch
17 Port. The Root Port originates a PCI Express link from a PCI Express
18 Root Complex and the Switch Port connects PCI Express links to
19 internal logical PCI buses. The Switch Port, which has its secondary
21 switch's Upstream Port. The switch's Downstream Port is bridging from
[all …]
/kernel/linux/linux-5.10/drivers/infiniband/ulp/srpt/
Dib_srpt.h2 * Copyright (c) 2006 - 2009 Mellanox Technology Inc. All rights reserved.
3 * Copyright (C) 2009 - 2010 Bart Van Assche <bvanassche@acm.org>.
15 * - Redistributions of source code must retain the above
19 * - Redistributions in binary form must reproduce the above
78 SRP_MTCH_ACTION = 0x03, /* MULTI-CHANNEL ACTION */
138 * enum srpt_command_state - SCSI command state managed by SRPT
162 * struct srpt_ioctx - shared SRPT I/O context information
178 * struct srpt_recv_ioctx - SRPT receive I/O context
196 * struct srpt_send_ioctx - SRPT send I/O context
201 * @s_rw_ctx: @rw_ctxs points here if only a single rw_ctx is needed.
[all …]

12345678910>>...42