Home
last modified time | relevance | path

Searched full:viu (Results 1 – 25 of 48) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/gpu/drm/meson/
Dmeson_crtc.c158 priv->viu.osd1_enabled = false; in meson_g12a_crtc_atomic_disable()
159 priv->viu.osd1_commit = false; in meson_g12a_crtc_atomic_disable()
161 priv->viu.vd1_enabled = false; in meson_g12a_crtc_atomic_disable()
162 priv->viu.vd1_commit = false; in meson_g12a_crtc_atomic_disable()
183 priv->viu.osd1_enabled = false; in meson_crtc_atomic_disable()
184 priv->viu.osd1_commit = false; in meson_crtc_atomic_disable()
186 priv->viu.vd1_enabled = false; in meson_crtc_atomic_disable()
187 priv->viu.vd1_commit = false; in meson_crtc_atomic_disable()
225 priv->viu.osd1_commit = true; in meson_crtc_atomic_flush()
226 priv->viu.vd1_commit = true; in meson_crtc_atomic_flush()
[all …]
Dmeson_overlay.c361 priv->viu.vpp_line_in_length = hd_end_lines - hd_start_lines + 1; in meson_overlay_setup_scaler_params()
382 priv->viu.vpp_vsc_start_phase_step = ratio_y << 6; in meson_overlay_setup_scaler_params()
384 priv->viu.vpp_vsc_ini_phase = vphase << 8; in meson_overlay_setup_scaler_params()
385 priv->viu.vpp_vsc_phase_ctrl = (1 << 13) | (4 << 8) | in meson_overlay_setup_scaler_params()
388 priv->viu.vd1_if0_luma_x0 = VD_X_START(hd_start_lines) | in meson_overlay_setup_scaler_params()
390 priv->viu.vd1_if0_chroma_x0 = VD_X_START(hd_start_lines >> 1) | in meson_overlay_setup_scaler_params()
393 priv->viu.viu_vd1_fmt_w = in meson_overlay_setup_scaler_params()
397 priv->viu.vd1_afbc_vd_cfmt_w = in meson_overlay_setup_scaler_params()
401 priv->viu.vd1_afbc_vd_cfmt_h = in meson_overlay_setup_scaler_params()
404 priv->viu.vd1_afbc_mif_hor_scope = AFBC_MIF_BLK_BGN_H(afbc_left / 32) | in meson_overlay_setup_scaler_params()
[all …]
Dmeson_plane.c114 line_stride = ((priv->viu.osd1_width << 4) + 127) >> 7; in meson_g12a_afbcd_line_stride()
121 line_stride = ((priv->viu.osd1_width << 5) + 127) >> 7; in meson_g12a_afbcd_line_stride()
160 priv->viu.osd1_afbcd = true; in meson_plane_atomic_update()
162 priv->viu.osd1_afbcd = false; in meson_plane_atomic_update()
165 priv->viu.osd1_ctrl_stat = OSD_ENABLE | in meson_plane_atomic_update()
169 priv->viu.osd1_ctrl_stat2 = readl(priv->io_base + in meson_plane_atomic_update()
175 priv->viu.osd1_blk0_cfg[0] = canvas_id_osd1 << OSD_CANVAS_SEL; in meson_plane_atomic_update()
177 if (priv->viu.osd1_afbcd) { in meson_plane_atomic_update()
180 priv->viu.osd1_blk1_cfg4 = MESON_G12A_AFBCD_OUT_ADDR; in meson_plane_atomic_update()
181 priv->viu.osd1_blk0_cfg[0] |= OSD_ENDIANNESS_BE; in meson_plane_atomic_update()
[all …]
Dmeson_osd_afbcd.c131 priv->viu.osd1_width) | in meson_gxm_afbcd_setup()
133 priv->viu.osd1_height), in meson_gxm_afbcd_setup()
136 writel_relaxed(priv->viu.osd1_addr >> 4, in meson_gxm_afbcd_setup()
138 writel_relaxed(priv->viu.osd1_addr >> 4, in meson_gxm_afbcd_setup()
141 writel_relaxed((0xe4 << 24) | (priv->viu.osd1_addr & 0xffffff), in meson_gxm_afbcd_setup()
144 if (priv->viu.osd1_width <= 128) in meson_gxm_afbcd_setup()
146 else if (priv->viu.osd1_width <= 256) in meson_gxm_afbcd_setup()
148 else if (priv->viu.osd1_width <= 512) in meson_gxm_afbcd_setup()
150 else if (priv->viu.osd1_width <= 1024) in meson_gxm_afbcd_setup()
152 else if (priv->viu.osd1_width <= 2048) in meson_gxm_afbcd_setup()
[all …]
Dmeson_vpp.h15 /* Mux VIU/VPP to ENCI */
17 /* Mux VIU/VPP to ENCP */
Dmeson_viu.c21 * VIU Handles the Pixel scanout and the basic Colorspace conversions
314 /* VIU OSD1 Reset as workaround for GXL+ Alpha OSD Bug */
504 priv->viu.osd1_enabled = false; in meson_viu_init()
505 priv->viu.osd1_commit = false; in meson_viu_init()
506 priv->viu.osd1_interlace = false; in meson_viu_init()
Dmeson_osd_afbcd.h12 /* This is an internal address used to transfer pixel from AFBC to the VIU */
Dmeson_drv.h150 } viu; member
/kernel/linux/linux-4.19/drivers/gpu/drm/meson/
Dmeson_plane.c103 priv->viu.osd1_ctrl_stat = OSD_ENABLE | in meson_plane_atomic_update()
108 priv->viu.osd1_blk0_cfg[0] = ((MESON_CANVAS_ID_OSD1 << OSD_CANVAS_SEL) | in meson_plane_atomic_update()
113 priv->viu.osd1_blk0_cfg[0] |= OSD_OUTPUT_COLOR_RGB; in meson_plane_atomic_update()
120 priv->viu.osd1_blk0_cfg[0] |= OSD_BLK_MODE_32 | in meson_plane_atomic_update()
127 priv->viu.osd1_blk0_cfg[0] |= OSD_BLK_MODE_32 | in meson_plane_atomic_update()
134 priv->viu.osd1_blk0_cfg[0] |= OSD_BLK_MODE_32 | in meson_plane_atomic_update()
141 priv->viu.osd1_blk0_cfg[0] |= OSD_BLK_MODE_32 | in meson_plane_atomic_update()
145 priv->viu.osd1_blk0_cfg[0] |= OSD_BLK_MODE_24 | in meson_plane_atomic_update()
149 priv->viu.osd1_blk0_cfg[0] |= OSD_BLK_MODE_16 | in meson_plane_atomic_update()
155 priv->viu.osd1_interlace = true; in meson_plane_atomic_update()
[all …]
Dmeson_crtc.c106 priv->viu.osd1_enabled = true; in meson_crtc_atomic_enable()
117 priv->viu.osd1_enabled = false; in meson_crtc_atomic_disable()
118 priv->viu.osd1_commit = false; in meson_crtc_atomic_disable()
155 priv->viu.osd1_commit = true; in meson_crtc_atomic_flush()
171 if (priv->viu.osd1_enabled && priv->viu.osd1_commit) { in meson_crtc_irq()
172 writel_relaxed(priv->viu.osd1_ctrl_stat, in meson_crtc_irq()
174 writel_relaxed(priv->viu.osd1_blk0_cfg[0], in meson_crtc_irq()
176 writel_relaxed(priv->viu.osd1_blk0_cfg[1], in meson_crtc_irq()
178 writel_relaxed(priv->viu.osd1_blk0_cfg[2], in meson_crtc_irq()
180 writel_relaxed(priv->viu.osd1_blk0_cfg[3], in meson_crtc_irq()
[all …]
Dmeson_vpp.h24 /* Mux VIU/VPP to ENCI */
26 /* Mux VIU/VPP to ENCP */
Dmeson_viu.c34 * VIU Handles the Pixel scanout and the basic Colorspace conversions
332 priv->viu.osd1_enabled = false; in meson_viu_init()
333 priv->viu.osd1_commit = false; in meson_viu_init()
334 priv->viu.osd1_interlace = false; in meson_viu_init()
Dmeson_drv.h49 } viu; member
Dmeson_canvas.c31 * are stored for the VIU to scanout.
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/power/
Damlogic,meson-ee-pwrc.yaml79 - const: viu
95 - const: viu
120 - const: viu
139 - const: viu
180 reset-names = "viu", "venc", "vcbus", "bt656",
/kernel/linux/linux-4.19/drivers/media/platform/
Dfsl-viu.c4 * Freescale VIU video driver
57 printk(KERN_DEBUG "viu: " fmt , ## arg); \
183 * Macro definitions of VIU registers
359 dprintk(1, "viu/0: [%p/%d] timeout\n", buf, buf->vb.i); in viu_vid_timeout()
568 strcpy(cap->driver, "viu"); in vidioc_querycap()
569 strcpy(cap->card, "viu"); in vidioc_querycap()
570 strcpy(cap->bus_info, "platform:viu"); in vidioc_querycap()
905 #define decoder_call(viu, o, f, args...) \ argument
906 v4l2_subdev_call(viu->decoder, o, f, ##args)
1086 dprintk(1, "viu/0: [%p/%d] 0x%lx/0x%lx: dma complete\n", in viu_capture_intr()
[all …]
DKconfig45 tristate "Freescale VIU Video Driver"
50 Support for Freescale VIU video driver. This device captures
53 Say Y here if you want to enable VIU device on MPC5121e Rev2+.
DMakefile14 obj-$(CONFIG_VIDEO_VIU) += fsl-viu.o
/kernel/linux/linux-5.10/drivers/media/platform/
Dfsl-viu.c5 * Freescale VIU video driver
52 printk(KERN_DEBUG "viu: " fmt , ## arg); \
178 * Macro definitions of VIU registers
354 dprintk(1, "viu/0: [%p/%d] timeout\n", buf, buf->vb.i); in viu_vid_timeout()
563 strscpy(cap->driver, "viu", sizeof(cap->driver)); in vidioc_querycap()
564 strscpy(cap->card, "viu", sizeof(cap->card)); in vidioc_querycap()
565 strscpy(cap->bus_info, "platform:viu", sizeof(cap->bus_info)); in vidioc_querycap()
895 #define decoder_call(viu, o, f, args...) \ argument
896 v4l2_subdev_call(viu->decoder, o, f, ##args)
1076 dprintk(1, "viu/0: [%p/%d] 0x%lx/0x%lx: dma complete\n", in viu_capture_intr()
[all …]
DKconfig52 tristate "Freescale VIU Video Driver"
57 Support for Freescale VIU video driver. This device captures
60 Say Y here if you want to enable VIU device on MPC5121e Rev2+.
DMakefile15 obj-$(CONFIG_VIDEO_VIU) += fsl-viu.o
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/
Damlogic,meson-vpu.yaml20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
29 VIU: Video Input Unit
54 tree and provides the scanout clock to the VPP and VIU.
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/display/
Damlogic,meson-vpu.txt10 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
19 VIU: Video Input Unit
44 tree and provides the scanout clock to the VPP and VIU.
/kernel/linux/linux-5.10/Documentation/admin-guide/media/
Dplatform-cardlist.rst33 fsl-viu Freescale VIU
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dmeson8m2.dtsi78 "vencp", "vdac", "vencl", "viu", "venc", "rdma";

12