Home
last modified time | relevance | path

Searched refs:DCACHE (Results 1 – 8 of 8) sorted by relevance

/third_party/ltp/testcases/kernel/syscalls/cacheflush/
Dcacheflush01.c56 #ifndef DCACHE
57 #define DCACHE (1<<1) /* writeback and flush data cache */ macro
60 #define BCACHE (ICACHE|DCACHE) /* flush both caches */
141 TEST(ltp_syscall(__NR_cacheflush, addr, getpagesize(), DCACHE)); in main()
/third_party/uboot/u-boot-2020.01/arch/nds32/lib/
Dcache.c141 line_size = CACHE_LINE_SIZE(DCACHE); in dcache_wbinval_all()
142 end = line_size * CACHE_WAY(DCACHE) * CACHE_SET(DCACHE); in dcache_wbinval_all()
164 line_size = CACHE_LINE_SIZE(DCACHE); in flush_dcache_range()
179 line_size = CACHE_LINE_SIZE(DCACHE); in invalidate_dcache_range()
/third_party/uboot/u-boot-2020.01/arch/mips/include/asm/
Dcachectl.h12 #define DCACHE (1<<1) /* writeback and flush data cache */ macro
13 #define BCACHE (ICACHE|DCACHE) /* flush both caches */
/third_party/musl/porting/liteos_m/kernel/include/sys/
Dcachectl.h9 #define DCACHE (1<<1) macro
10 #define BCACHE (ICACHE|DCACHE)
/third_party/musl/include/sys/
Dcachectl.h9 #define DCACHE (1<<1) macro
10 #define BCACHE (ICACHE|DCACHE)
/third_party/uboot/u-boot-2020.01/arch/arm/cpu/armv7m/
Dcache.c42 DCACHE, enumerator
120 if (type == DCACHE) in get_cline_size()
149 type = DCACHE; in action_cache_range()
/third_party/uboot/u-boot-2020.01/arch/nds32/include/asm/
Dcache.h30 enum cache_t {ICACHE, DCACHE}; enumerator
/third_party/uboot/u-boot-2020.01/
DREADME4421 is this: Using DCACHE as initial RAM for Stack, etc, does not