/third_party/uboot/u-boot-2020.01/drivers/ddr/marvell/a38x/ |
D | ddr3_training.c | 93 static int ddr3_tip_write_odt(u32 dev_num, enum hws_access_type access_type, 101 int adll_calibration(u32 dev_num, enum hws_access_type access_type, 103 static int ddr3_tip_set_timing(u32 dev_num, enum hws_access_type access_type, 346 enum hws_access_type access_type = ACCESS_TYPE_UNICAST; in hws_ddr3_tip_init_controller() local 399 (dev_num, access_type, if_id, in hws_ddr3_tip_init_controller() 405 (dev_num, access_type, if_id, in hws_ddr3_tip_init_controller() 410 CHECK_STATUS(ddr3_tip_if_write(dev_num, access_type, if_id, in hws_ddr3_tip_init_controller() 415 CHECK_STATUS(ddr3_tip_if_write(dev_num, access_type, if_id, in hws_ddr3_tip_init_controller() 426 (dev_num, access_type, if_id, in hws_ddr3_tip_init_controller() 431 (dev_num, access_type, if_id, in hws_ddr3_tip_init_controller() [all …]
|
D | ddr3_training_bist.c | 13 enum hws_access_type access_type, 21 enum hws_access_type access_type, u32 if_num, in ddr3_tip_bist_activate() argument 34 ddr3_tip_if_write(0, access_type, 0, ODPG_DATA_CTRL_REG, in ddr3_tip_bist_activate() 39 ddr3_tip_if_write(0, access_type, 0, ODPG_DATA_CTRL_REG, in ddr3_tip_bist_activate() 44 ddr3_tip_load_pattern_to_odpg(0, access_type, 0, pattern, offset); in ddr3_tip_bist_activate() 46 …ddr3_tip_if_write(0, access_type, 0, ODPG_DATA_BUFFER_SIZE_REG, pattern_addr_length, MASK_ALL_BITS… in ddr3_tip_bist_activate() 51 ddr3_tip_configure_odpg(0, access_type, 0, dir, in ddr3_tip_bist_activate() 56 ddr3_tip_if_write(0, access_type, 0, ODPG_DATA_BUFFER_OFFS_REG, offset, MASK_ALL_BITS); in ddr3_tip_bist_activate() 59 ddr3_tip_bist_operation(0, access_type, 0, BIST_STOP); in ddr3_tip_bist_activate() 61 ddr3_tip_bist_operation(0, access_type, 0, BIST_START); in ddr3_tip_bist_activate() [all …]
|
D | ddr3_training_ip_engine.c | 336 int ddr3_tip_ip_training(u32 dev_num, enum hws_access_type access_type, in ddr3_tip_ip_training() argument 379 (dev_num, access_type, interface_num, in ddr3_tip_ip_training() 383 (dev_num, access_type, interface_num, in ddr3_tip_ip_training() 388 (dev_num, access_type, interface_num, in ddr3_tip_ip_training() 392 (dev_num, access_type, interface_num, in ddr3_tip_ip_training() 398 ddr3_tip_load_pattern_to_odpg(dev_num, access_type, interface_num, in ddr3_tip_ip_training() 406 (dev_num, access_type, interface_num, direction, in ddr3_tip_ip_training() 414 (dev_num, access_type, interface_num, in ddr3_tip_ip_training() 437 (dev_num, access_type, interface_num, in ddr3_tip_ip_training() 444 (dev_num, access_type, interface_num, OPCODE_REG0_REG(1), in ddr3_tip_ip_training() [all …]
|
D | ddr3_training_ip_flow.h | 69 int ddr3_tip_if_polling(u32 dev_num, enum hws_access_type access_type, 75 enum hws_access_type access_type, 103 int ddr3_tip_load_pattern_to_odpg(u32 dev_num, enum hws_access_type access_type, 107 int ddr3_tip_configure_odpg(u32 dev_num, enum hws_access_type access_type,
|
D | ddr3_training_ip_prv_if.h | 41 u32 dev_num, enum hws_access_type access_type, u32 dunit_id, 44 u32 dev_num, enum hws_access_type access_type, u32 dunit_id, 56 u32 dev_num, enum hws_access_type access_type, u32 if_id, 74 u32 dev_num, enum hws_pattern pattern, enum hws_access_type access_type,
|
D | ddr3_training_ip_engine.h | 52 int ddr3_tip_ip_training(u32 dev_num, enum hws_access_type access_type, 63 int ddr3_tip_ip_training_wrapper(u32 dev_num, enum hws_access_type access_type, 83 int mv_ddr_load_dm_pattern_to_odpg(enum hws_access_type access_type, enum hws_pattern pattern,
|
D | ddr3_training_hw_algo.c | 51 enum hws_access_type access_type = ACCESS_TYPE_UNICAST; in ddr3_tip_write_additional_odt_setting() local 55 CHECK_STATUS(ddr3_tip_if_write(dev_num, access_type, if_id, in ddr3_tip_write_additional_odt_setting() 58 CHECK_STATUS(ddr3_tip_if_read(dev_num, access_type, if_id, in ddr3_tip_write_additional_odt_setting() 101 CHECK_STATUS(ddr3_tip_if_write(dev_num, access_type, if_id, in ddr3_tip_write_additional_odt_setting() 105 CHECK_STATUS(ddr3_tip_if_write(dev_num, access_type, if_id, in ddr3_tip_write_additional_odt_setting()
|
D | ddr3_training_ip_bist.h | 38 enum hws_access_type access_type,
|
/third_party/uboot/u-boot-2020.01/drivers/pci/ |
D | pci_gt64120.c | 44 unsigned char access_type, pci_dev_t bdf, in gt_config_access() argument 59 if (access_type == PCI_ACCESS_WRITE) in gt_config_access() 74 if (access_type == PCI_ACCESS_WRITE) { in gt_config_access() 108 if (access_type == PCI_ACCESS_READ) in gt_config_access()
|
D | pci_msc01.c | 28 unsigned char access_type, pci_dev_t bdf, in msc01_config_access() argument 49 if (access_type == PCI_ACCESS_WRITE) in msc01_config_access()
|
D | pci-rcar-gen3.c | 155 unsigned char access_type, in rcar_pcie_config_access() argument 182 if (access_type == RCAR_PCI_ACCESS_READ) in rcar_pcie_config_access()
|
/third_party/uboot/u-boot-2020.01/drivers/mtd/nand/raw/ |
D | denali_spl.c | 101 int denali_send_pipeline_cmd(int page, int ecc_en, int access_type) in denali_send_pipeline_cmd() argument 115 index_addr(cmd, access_type); in denali_send_pipeline_cmd()
|