Home
last modified time | relevance | path

Searched refs:best_rate (Results 1 – 9 of 9) sorted by relevance

/third_party/uboot/u-boot-2020.01/drivers/clk/
Dclk-hsdk-cgu.c404 unsigned long best_rate; in hsdk_pll_round_rate() local
411 best_rate = pll_cfg[0].rate; in hsdk_pll_round_rate()
414 if (abs(rate - pll_cfg[i].rate) < abs(rate - best_rate)) in hsdk_pll_round_rate()
415 best_rate = pll_cfg[i].rate; in hsdk_pll_round_rate()
418 pr_debug("chosen best rate: %lu\n", best_rate); in hsdk_pll_round_rate()
420 return best_rate; in hsdk_pll_round_rate()
480 unsigned long best_rate; in pll_set() local
484 best_rate = hsdk_pll_round_rate(sclk, rate); in pll_set()
487 if (pll_cfg[i].rate == best_rate) { in pll_set()
488 return clk->pll_devdata->update_rate(clk, best_rate, in pll_set()
[all …]
Dclk_zynq.c292 ulong new_rate, best_rate = 0; in zynq_clk_calc_peripheral_two_divs() local
305 best_rate = new_rate; in zynq_clk_calc_peripheral_two_divs()
310 return best_rate; in zynq_clk_calc_peripheral_two_divs()
Dclk_zynqmp.c498 ulong new_rate, best_rate = 0; in zynqmp_clk_calc_peripheral_two_divs() local
511 best_rate = new_rate; in zynqmp_clk_calc_peripheral_two_divs()
516 return best_rate; in zynqmp_clk_calc_peripheral_two_divs()
/third_party/uboot/u-boot-2020.01/drivers/clk/uniphier/
Dclk-uniphier-core.c182 unsigned long best_rate = 0; in __uniphier_clk_set_rate() local
210 if (parent_rate <= rate && best_rate < parent_rate) { in __uniphier_clk_set_rate()
211 best_rate = parent_rate; in __uniphier_clk_set_rate()
216 dev_dbg(priv->dev, "id=%u, best_rate=%lu\n", data->id, best_rate); in __uniphier_clk_set_rate()
222 return best_rate; in __uniphier_clk_set_rate()
227 return best_rate = __uniphier_clk_set_rate(priv, best_parent_data, in __uniphier_clk_set_rate()
/third_party/uboot/u-boot-2020.01/drivers/clk/at91/
Dclk-usb.c50 ulong tmp_rate, best_rate = rate, source_rate; in at91_usb_clk_set_rate() local
72 best_rate = tmp_rate; in at91_usb_clk_set_rate()
89 best_source.dev->name, best_rate, best_div); in at91_usb_clk_set_rate()
Dclk-generated.c82 ulong tmp_rate, best_rate = rate, parent_rate; in generic_clk_set_rate() local
104 best_rate = tmp_rate; in generic_clk_set_rate()
122 best_parent.dev->name, best_rate, best_div); in generic_clk_set_rate()
/third_party/uboot/u-boot-2020.01/drivers/clk/mvebu/
Darmada-37xx-periph.c368 ulong rate, best_rate = 0; in find_best_div() local
374 if (!best_rate || in find_best_div()
375 diff(rate, req_rate) < diff(best_rate, req_rate)) { in find_best_div()
376 best_rate = rate; in find_best_div()
383 return best_rate; in find_best_div()
/third_party/uboot/u-boot-2020.01/drivers/clk/rockchip/
Dclk_rk3368.c204 ulong best_rate = 0; in rk3368_mmc_find_best_rate_and_parent() local
234 if (new_rate <= best_rate) in rk3368_mmc_find_best_rate_and_parent()
238 best_rate = new_rate; in rk3368_mmc_find_best_rate_and_parent()
244 __func__, *best_mux, *best_div, best_rate); in rk3368_mmc_find_best_rate_and_parent()
246 return best_rate; in rk3368_mmc_find_best_rate_and_parent()
Dclk_rk3308.c489 ulong pll_rate, now, best_rate = 0; in rk3308_vop_set_clk() local
512 if (abs(hz - now) < abs(hz - best_rate)) { in rk3308_vop_set_clk()
513 best_rate = now; in rk3308_vop_set_clk()
518 pll_rate, best_rate, best_div, best_sel); in rk3308_vop_set_clk()
521 if (best_rate != hz && hz == OSC_HZ) { in rk3308_vop_set_clk()
525 } else if (best_rate) { in rk3308_vop_set_clk()