Home
last modified time | relevance | path

Searched refs:fdr (Results 1 – 7 of 7) sorted by relevance

/third_party/ltp/testcases/kernel/syscalls/ioctl/
Dioctl08.c36 static struct file_dedupe_range *fdr; variable
61 memset(fdr, 0, sizeof(struct file_dedupe_range) + in verify_ioctl()
64 fdr->src_length = tc->src_length; in verify_ioctl()
65 fdr->dest_count = 1; in verify_ioctl()
66 fdr->info[0].dest_fd = fd_dest; in verify_ioctl()
68 TEST(ioctl(fd_src, FIDEDUPERANGE, fdr)); in verify_ioctl()
77 if (fdr->info[0].bytes_deduped != tc->bytes_deduped) { in verify_ioctl()
80 fdr->info[0].bytes_deduped, tc->bytes_deduped, in verify_ioctl()
81 fdr->info[0].status); in verify_ioctl()
85 if (fdr->info[0].status != tc->status) { in verify_ioctl()
[all …]
/third_party/uboot/u-boot-2020.01/drivers/i2c/
Dfsl_i2c.c87 u8 fdr; member
132 u8 dfsr, fdr = 0x31; /* Default if no FDR found */ in set_i2c_bus_speed() local
144 fdr = CONFIG_FSL_I2C_CUSTOM_FDR; in set_i2c_bus_speed()
162 fdr = bin_gb | bin_ga; in set_i2c_bus_speed()
165 debug("FDR: 0x%.2x, ", fdr); in set_i2c_bus_speed()
182 debug("FDR: 0x%.2x, speed: %d\n", fdr, speed); in set_i2c_bus_speed()
185 writeb(fdr, &base->fdr); /* set bus speed */ in set_i2c_bus_speed()
191 u8 fdr; in set_i2c_bus_speed() local
193 fdr = fsl_i2c_speed_map[i].fdr; in set_i2c_bus_speed()
195 writeb(fdr, &base->fdr); /* set bus speed */ in set_i2c_bus_speed()
/third_party/ltp/testcases/kernel/syscalls/fallocate/
Dfallocate02.c63 static int fdr; variable
73 {&fdr, FNAMER, DEFAULT_TEST_MODE, 0, 1, EBADF},
120 fdr = SAFE_OPEN(cleanup, FNAMER, O_RDONLY | O_CREAT, S_IRUSR); in setup()
160 if (fdr > 0) in cleanup()
161 SAFE_CLOSE(NULL, fdr); in cleanup()
/third_party/uboot/u-boot-2020.01/arch/m68k/include/asm/
Dfsl_i2c.h26 u8 fdr; /* I2C frequency divider register */ member
Dimmap_520x.h183 u8 fdr; /* 0x06 Feedback Divider */ member
/third_party/uboot/u-boot-2020.01/arch/powerpc/include/asm/
Dfsl_i2c.h26 u8 fdr; /* I2C frequency divider register */ member
/third_party/uboot/u-boot-2020.01/arch/m68k/cpu/mcf52x2/
Dspeed.c24 out_8(&pll->fdr, CONFIG_SYS_PLL_FDR); in get_clocks()