Searched refs:main_pll (Results 1 – 8 of 8) sorted by relevance
| /third_party/uboot/u-boot-2020.01/arch/arm/mach-socfpga/ |
| D | clock_manager_s10.c | 26 writel(val, &clock_manager_base->main_pll.bypass); in cm_write_bypass_mainpll()
71 &clock_manager_base->main_pll.pllglob); in cm_basic_init()
72 writel(cfg->main_pll_fdbck, &clock_manager_base->main_pll.fdbck); in cm_basic_init()
73 writel(vcocalib, &clock_manager_base->main_pll.vcocalib); in cm_basic_init()
74 writel(cfg->main_pll_pllc0, &clock_manager_base->main_pll.pllc0); in cm_basic_init()
75 writel(cfg->main_pll_pllc1, &clock_manager_base->main_pll.pllc1); in cm_basic_init()
76 writel(cfg->main_pll_nocdiv, &clock_manager_base->main_pll.nocdiv); in cm_basic_init()
102 setbits_le32(&clock_manager_base->main_pll.pllglob, in cm_basic_init()
118 writel(0xff, &clock_manager_base->main_pll.mpuclk); in cm_basic_init()
119 writel(0xff, &clock_manager_base->main_pll.nocclk); in cm_basic_init()
[all …]
|
| D | clock_manager_gen5.c | 93 &clock_manager_base->main_pll.en); in cm_basic_init()
107 &clock_manager_base->main_pll.vco); in cm_basic_init()
125 &clock_manager_base->main_pll.l4src); in cm_basic_init()
128 readl(&clock_manager_base->main_pll.vco); in cm_basic_init()
137 writel(cfg->main_vco_base, &clock_manager_base->main_pll.vco); in cm_basic_init()
148 writel(cfg->mpuclk, &clock_manager_base->main_pll.mpuclk); in cm_basic_init()
154 writel(cfg->mainclk, &clock_manager_base->main_pll.mainclk); in cm_basic_init()
157 writel(cfg->dbgatclk, &clock_manager_base->main_pll.dbgatclk); in cm_basic_init()
161 &clock_manager_base->main_pll.cfgs2fuser0clk); in cm_basic_init()
170 writel(cfg->mainqspiclk, &clock_manager_base->main_pll.mainqspiclk); in cm_basic_init()
[all …]
|
| D | clock_manager_arria10.c | 554 &clock_manager_base->main_pll.vco1); in cm_pll_ramp_main()
559 main_cfg->vco1_numer, &clock_manager_base->main_pll.vco1); in cm_pll_ramp_main()
641 &clock_manager_base->main_pll.enr); in cm_full_cfg()
648 &clock_manager_base->main_pll.bypasss); in cm_full_cfg()
660 &clock_manager_base->main_pll.vco0); in cm_full_cfg()
667 writel(CLKMGR_MAINPLL_VCO1_RESET, &clock_manager_base->main_pll.vco1); in cm_full_cfg()
693 &clock_manager_base->main_pll.vco1); in cm_full_cfg()
697 &clock_manager_base->main_pll.vco1); in cm_full_cfg()
723 clrbits_le32(&clock_manager_base->main_pll.vco0, in cm_full_cfg()
734 writel((readl(&clock_manager_base->main_pll.vco0) & in cm_full_cfg()
[all …]
|
| /third_party/uboot/u-boot-2020.01/arch/arm/dts/ |
| D | socfpga_arria10.dtsi | 133 main_pll: main_pll@40 { label
146 clocks = <&main_pll>;
153 clocks = <&main_pll>;
161 clocks = <&main_pll>;
168 clocks = <&main_pll>;
175 clocks = <&main_pll>;
182 clocks = <&main_pll>;
190 clocks = <&main_pll>;
197 clocks = <&main_pll>;
204 clocks = <&main_pll>;
[all …]
|
| D | socfpga.dtsi | 145 main_pll: main_pll@40 { label
156 clocks = <&main_pll>;
164 clocks = <&main_pll>;
172 clocks = <&main_pll>, <&osc1>;
180 clocks = <&main_pll>;
187 clocks = <&main_pll>;
194 clocks = <&main_pll>;
|
| /third_party/uboot/u-boot-2020.01/arch/arm/mach-socfpga/include/mach/ |
| D | clock_manager_s10.h | 138 struct socfpga_clock_manager_main_pll main_pll; member
|
| D | clock_manager_arria10.h | 86 struct socfpga_clock_manager_main_pll main_pll; member
|
| D | clock_manager_gen5.h | 107 struct socfpga_clock_manager_main_pll main_pll; member
|