Lines Matching full:root
23 …root nodes** in Circuit IR. They are not called "gates" since they do not contribute to the logic …
25 … at zero offset. It is the only gate that does not have any inputs. Every root nodes listed below …
35 The offsets of root nodes are fixed, so they can be accessed instantly via `GateRef Circuit::GetRoo…
97 | Root | Bitfield |
110 | Root | Bitfield |
123 | Root | Bitfield |
136 | Root | Bitfield |
149 | Root | Bitfield |
162 | Root | Bitfield |
175 | Root | Bitfield |
188 | Root | Bitfield |
201 | Root | Bitfield |
214 | Root | Bitfield |
227 | Root | Bitfield |
244 | Root | Bitfield |
257 | Root | Bitfield |
270 | Root | Bitfield |
283 | Root | Bitfield |
298 | Root | Bitfield |
315 | Root | Bitfield |
328 | Root | Bitfield |
354 | Root | Bitfield |
372 | Root | Bitfield |
395 | Root | Bitfield |
427 | Root | Bitfield |
447 | Root | Bitfield |
462 | Root | Bitfield |
475 | Root | Bitfield |
490 | Root | Bitfield |
503 | Root | Bitfield |
516 | Root | Bitfield |