Home
last modified time | relevance | path

Searched full:c1 (Results 1 – 25 of 480) sorted by relevance

12345678910>>...20

/kernel/linux/linux-5.10/arch/arm/include/asm/hardware/
Dcp14.h46 #define RCP14_DBGDSCRint() MRC14(0, c0, c1, 0)
58 #define RCP14_DBGBVR1() MRC14(0, c0, c1, 4)
74 #define RCP14_DBGBCR1() MRC14(0, c0, c1, 5)
90 #define RCP14_DBGWVR1() MRC14(0, c0, c1, 6)
106 #define RCP14_DBGWCR1() MRC14(0, c0, c1, 7)
121 #define RCP14_DBGDRAR() MRC14(0, c1, c0, 0)
122 #define RCP14_DBGBXVR0() MRC14(0, c1, c0, 1)
123 #define RCP14_DBGBXVR1() MRC14(0, c1, c1, 1)
124 #define RCP14_DBGBXVR2() MRC14(0, c1, c2, 1)
125 #define RCP14_DBGBXVR3() MRC14(0, c1, c3, 1)
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sram/
Dallwinner,sun4i-a10-system-control.yaml74 - const: allwinner,sun4i-a10-sram-c1
84 - const: allwinner,sun5i-a13-sram-c1
85 - const: allwinner,sun4i-a10-sram-c1
87 - const: allwinner,sun7i-a20-sram-c1
88 - const: allwinner,sun4i-a10-sram-c1
90 - const: allwinner,sun8i-a23-sram-c1
91 - const: allwinner,sun4i-a10-sram-c1
93 - const: allwinner,sun8i-h3-sram-c1
94 - const: allwinner,sun4i-a10-sram-c1
96 - const: allwinner,sun8i-r40-sram-c1
[all …]
/kernel/linux/linux-5.10/scripts/coccinelle/misc/
Dorplus.cocci18 constant c,c1;
24 c1 + c - 1
26 c1@i1 +@p c@i
30 constant r.c, r.c1;
44 e | c1@i
46 e & c1@i
48 e |= c1@i
50 e &= c1@i
55 constant c1,c2;
58 * c1 +@p c2
/kernel/linux/linux-5.10/fs/hfsplus/
Dunicode.c35 u16 len1, len2, c1, c2; in hfsplus_strcasecmp() local
44 c1 = c2 = 0; in hfsplus_strcasecmp()
46 while (len1 && !c1) { in hfsplus_strcasecmp()
47 c1 = case_fold(be16_to_cpu(*p1)); in hfsplus_strcasecmp()
57 if (c1 != c2) in hfsplus_strcasecmp()
58 return (c1 < c2) ? -1 : 1; in hfsplus_strcasecmp()
59 if (!c1 && !c2) in hfsplus_strcasecmp()
68 u16 len1, len2, c1, c2; in hfsplus_strcmp() local
78 c1 = be16_to_cpu(*p1); in hfsplus_strcmp()
80 if (c1 != c2) in hfsplus_strcmp()
[all …]
/kernel/linux/linux-5.10/arch/arm/kernel/
Dhyp-stub.S118 mcr p15, 4, r7, c1, c1, 0 @ HCR
119 mcr p15, 4, r7, c1, c1, 2 @ HCPTR
120 mcr p15, 4, r7, c1, c1, 3 @ HSTR
124 mcr p15, 4, r7, c1, c0, 0 @ HSCTLR
126 mrc p15, 4, r7, c1, c1, 1 @ HDCR
128 mcr p15, 4, r7, c1, c1, 1 @ HDCR
131 mrc p15, 0, r7, c1, c0, 0 @ SCTLR
135 mcr p15, 0, r7, c1, c0, 0 @ SCTLR
145 mrc p15, 0, r7, c0, c1, 1 @ ID_PFR1
149 mrc p15, 4, r7, c14, c1, 0 @ CNTHCTL
[all …]
Diwmmxt.S74 XSC(mrc p15, 0, r2, c15, c1, 0)
75 PJ4(mrc p15, 0, r2, c1, c0, 2)
82 XSC(mcr p15, 0, r2, c15, c1, 0)
84 PJ4(mcr p15, 0, r2, c1, c0, 2)
211 XSC(mrc p15, 0, r4, c15, c1, 0)
213 XSC(mcr p15, 0, r4, c15, c1, 0)
214 PJ4(mrc p15, 0, r4, c1, c0, 2)
216 PJ4(mcr p15, 0, r4, c1, c0, 2)
226 XSC(mcr p15, 0, r4, c15, c1, 0)
228 PJ4(mcr p15, 0, r4, c1, c0, 2)
[all …]
/kernel/linux/linux-5.10/fs/unicode/
Dutf8-core.c28 int c1, c2; in utf8_strncmp() local
37 c1 = utf8byte(&cur1); in utf8_strncmp()
40 if (c1 < 0 || c2 < 0) in utf8_strncmp()
42 if (c1 != c2) in utf8_strncmp()
44 } while (c1); in utf8_strncmp()
55 int c1, c2; in utf8_strncasecmp() local
64 c1 = utf8byte(&cur1); in utf8_strncasecmp()
67 if (c1 < 0 || c2 < 0) in utf8_strncasecmp()
69 if (c1 != c2) in utf8_strncasecmp()
71 } while (c1); in utf8_strncasecmp()
[all …]
/kernel/linux/linux-5.10/security/selinux/ss/
Dcontext.h100 struct context *c1, struct context *c2) in mls_context_glblub() argument
102 struct mls_range *dr = &dst->range, *r1 = &c1->range, *r2 = &c2->range; in mls_context_glblub()
130 static inline int mls_context_cmp(struct context *c1, struct context *c2) in mls_context_cmp() argument
132 return ((c1->range.level[0].sens == c2->range.level[0].sens) && in mls_context_cmp()
133 ebitmap_cmp(&c1->range.level[0].cat, &c2->range.level[0].cat) && in mls_context_cmp()
134 (c1->range.level[1].sens == c2->range.level[1].sens) && in mls_context_cmp()
135 ebitmap_cmp(&c1->range.level[1].cat, &c2->range.level[1].cat)); in mls_context_cmp()
183 static inline int context_cmp(struct context *c1, struct context *c2) in context_cmp() argument
185 if (c1->len && c2->len) in context_cmp()
186 return (c1->len == c2->len && !strcmp(c1->str, c2->str)); in context_cmp()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/tidss/
Dtidss_scale_coefs.c18 .c1 = { 132, 138, 144, 150, 156, 162, 168, 174, 76, 84, 92, 98, 104, 110, 116, 124, },
24 .c1 = { 132, 138, 144, 152, 160, 166, 172, 178, 72, 80, 88, 94, 100, 108, 116, 124, },
30 .c1 = { 132, 140, 148, 156, 164, 172, 180, 186, 64, 72, 80, 88, 96, 104, 112, 122, },
36 .c1 = { 128, 140, 152, 160, 168, 176, 184, 192, 56, 64, 72, 82, 92, 100, 108, 118, },
42 .c1 = { 124, 138, 152, 164, 176, 186, 196, 206, 40, 48, 56, 68, 80, 90, 100, 112, },
48 .c1 = { 120, 134, 148, 164, 180, 194, 208, 220, 24, 32, 40, 52, 64, 78, 92, 106, },
54 .c1 = { 112, 130, 148, 164, 180, 196, 212, 228, 12, 22, 32, 44, 56, 70, 84, 98, },
60 .c1 = { 104, 124, 144, 164, 184, 202, 220, 238, 0, 10, 20, 30, 40, 56, 72, 88, },
66 .c1 = { 92, 114, 136, 158, 180, 204, 228, 250, -16, -8, 0, 12, 24, 38, 52, 72, },
72 .c1 = { 72, 96, 120, 148, 176, 204, 232, 260, -32, -26, -20, -10, 0, 16, 32, 52, },
[all …]
/kernel/linux/linux-5.10/fs/ntfs/
Dunistr.c89 u16 c1, c2; in ntfs_collate_names() local
95 c1 = le16_to_cpu(*name1++); in ntfs_collate_names()
98 if (c1 < upcase_len) in ntfs_collate_names()
99 c1 = le16_to_cpu(upcase[c1]); in ntfs_collate_names()
103 if (c1 < 64 && legal_ansi_char_array[c1] & 8) in ntfs_collate_names()
105 if (c1 < c2) in ntfs_collate_names()
107 if (c1 > c2) in ntfs_collate_names()
115 c1 = le16_to_cpu(*name1); in ntfs_collate_names()
116 if (c1 < 64 && legal_ansi_char_array[c1] & 8) in ntfs_collate_names()
137 u16 c1, c2; in ntfs_ucsncmp() local
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-spear/
Dhotplug.c28 " mrc p15, 0, %0, c1, c0, 1\n" in cpu_enter_lowpower()
30 " mcr p15, 0, %0, c1, c0, 1\n" in cpu_enter_lowpower()
31 " mrc p15, 0, %0, c1, c0, 0\n" in cpu_enter_lowpower()
33 " mcr p15, 0, %0, c1, c0, 0\n" in cpu_enter_lowpower()
43 asm volatile("mrc p15, 0, %0, c1, c0, 0\n" in cpu_leave_lowpower()
45 " mcr p15, 0, %0, c1, c0, 0\n" in cpu_leave_lowpower()
46 " mrc p15, 0, %0, c1, c0, 1\n" in cpu_leave_lowpower()
48 " mcr p15, 0, %0, c1, c0, 1\n" in cpu_leave_lowpower()
/kernel/linux/linux-5.10/arch/arm/mm/
Dproc-v7.S32 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
35 mcr p15, 0, r0, c1, c0, 0 @ disable caches
55 mrc p15, 0, r2, c1, c0, 0 @ ctrl register
58 mcr p15, 0, r2, c1, c0, 0 @ disable MMU
146 mrc p15, 0, r8, c1, c0, 0 @ Control register
147 mrc p15, 0, r9, c1, c0, 1 @ Auxiliary control register
148 mrc p15, 0, r10, c1, c0, 2 @ Co-processor access control
179 mrc p15, 0, r4, c1, c0, 1 @ Read Auxiliary control register
181 mcrne p15, 0, r9, c1, c0, 1 @ No, so write it
182 mcr p15, 0, r10, c1, c0, 2 @ Co-processor access control
[all …]
Dproc-v6.S39 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
42 mcr p15, 0, r0, c1, c0, 0 @ disable caches
57 mrc p15, 0, r1, c1, c0, 0 @ ctrl register
59 mcr p15, 0, r1, c1, c0, 0 @ disable MMU
144 mrc p15, 0, r7, c1, c0, 1 @ auxiliary control register
145 mrc p15, 0, r8, c1, c0, 2 @ co-processor access control
146 mrc p15, 0, r9, c1, c0, 0 @ control register
168 mcr p15, 0, r7, c1, c0, 1 @ auxiliary control register
169 mcr p15, 0, r8, c1, c0, 2 @ co-processor access control
184 * on. Return in r0 the new CP15 C1 control register setting.
[all …]
Dcache-tauros2.c124 "mrc p15, 0, %0, c1, c0, 0\n\t" in tauros2_disable()
126 "mcr p15, 0, %0, c1, c0, 0 @Disable L2 Cache\n\t" in tauros2_disable()
134 "mrc p15, 0, %0, c1, c0, 0\n\t" in tauros2_resume()
136 "mcr p15, 0, %0, c1, c0, 0 @Enable L2 Cache\n\t" in tauros2_resume()
145 __asm__("mrc p15, 1, %0, c15, c1, 0" : "=r" (u)); in read_extra_features()
152 __asm__("mcr p15, 1, %0, c15, c1, 0" : : "r" (u)); in write_extra_features()
164 __asm__("mrc p15, 0, %0, c0, c1, 7\n" : "=r" (mmfr3)); in read_mmfr3()
173 __asm__("mrc p15, 0, %0, c1, c0, 1\n" : "=r" (actlr)); in read_actlr()
180 __asm__("mcr p15, 0, %0, c1, c0, 1\n" : : "r" (actlr)); in write_actlr()
/kernel/linux/linux-5.10/arch/arm/common/
Dsecure_cntvoff.S21 mrc p15, 0, r1, c1, c1, 0 /* Get Secure Config */
23 mcr p15, 0, r0, c1, c1, 0 /* Set Non Secure bit */
28 mcr p15, 0, r1, c1, c1, 0 /* Set Secure bit */
/kernel/linux/linux-5.10/arch/arm/plat-versatile/
Dhotplug.c30 " mrc p15, 0, %0, c1, c0, 1\n" in versatile_immitation_enter_lowpower()
32 " mcr p15, 0, %0, c1, c0, 1\n" in versatile_immitation_enter_lowpower()
33 " mrc p15, 0, %0, c1, c0, 0\n" in versatile_immitation_enter_lowpower()
35 " mcr p15, 0, %0, c1, c0, 0\n" in versatile_immitation_enter_lowpower()
46 "mrc p15, 0, %0, c1, c0, 0\n" in versatile_immitation_leave_lowpower()
48 " mcr p15, 0, %0, c1, c0, 0\n" in versatile_immitation_leave_lowpower()
49 " mrc p15, 0, %0, c1, c0, 1\n" in versatile_immitation_leave_lowpower()
51 " mcr p15, 0, %0, c1, c0, 1\n" in versatile_immitation_leave_lowpower()
/kernel/linux/linux-5.10/drivers/char/
Dnwflash.c63 volatile unsigned int c1, c2; in get_flash_id() local
72 c1 = *(volatile unsigned char *) FLASH_BASE; in get_flash_id()
78 if (c1 == 0xB0) in get_flash_id()
83 c2 += (c1 << 8); in get_flash_id()
294 volatile unsigned int c1; in erase_block() local
307 c1 = *(volatile unsigned char *) (FLASH_BASE + 0x8000); in erase_block()
323 c1 = *pWritePtr; in erase_block()
345 c1 = 0; in erase_block()
346 while (!(c1 & 0x80) && time_before(jiffies, timeout)) { in erase_block()
351 c1 = *(volatile unsigned char *) (pWritePtr); in erase_block()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-iop32x/include/mach/
Dentry-macro.S11 mrc p15, 0, \tmp, c15, c1, 0
13 mcr p15, 0, \tmp, c15, c1, 0 @ Enable cp6 access
14 mrc p15, 0, \tmp, c15, c1, 0
27 mrc p15, 0, \tmp1, c15, c1, 0
30 mcrne p15, 0, \tmp1, c15, c1, 0 @ Disable cp6 access
/kernel/liteos_a/arch/arm/arm/src/startup/
Dreset_vector_mp.S123 mrc p15, 0, r0, c1, c0, 0
127 mcr p15, 0, r0, c1, c0, 0
131 MRC p15, 0, r0, c1, c1, 2
134 MCR p15, 0, r0, c1, c1, 2
137 MCR p15, 0, r0, c1, c0, 2
279 mrc p15, 0, r12, c1, c0, 1 /* ACTLR, Auxiliary Control Register */
283 mcr p15, 0, r12, c1, c0, 1 /* ACTLR, Auxiliary Control Register */
285 mrc p15, 0, r12, c1, c0, 0
291 …mcr p15, 0, r12, c1, c0, 0 /* Set SCTLR with r12: Turn on the MMU, I/D cache Disa…
339 MCR p15, 0, r0, c1, c1, 2
[all …]
Dreset_vector_up.S103 mrc p15, 0, r0, c1, c0, 0
107 mcr p15, 0, r0, c1, c0, 0
111 MRC p15, 0, r0, c1, c1, 2
114 MCR p15, 0, r0, c1, c1, 2
117 MCR p15, 0, r0, c1, c0, 2
217 MRC p15, 0, r0, c1, c1, 2
220 MCR p15, 0, r0, c1, c1, 2
223 MCR p15, 0, r0, c1, c0, 2
272 mrc p15, 0, r12, c1, c0, 0
278 …mcr p15, 0, r12, c1, c0, 0 /* Set SCTLR with r12: Turn on the MMU, I/D cache Disa…
/kernel/liteos_a/arch/arm/arm/include/
Darm.h42 __asm__ volatile("mrc p15, 0, %0, c1,c0,0" : "=r"(val)); in OsArmReadSctlr()
48 __asm__ volatile("mcr p15, 0, %0, c1,c0,0" ::"r"(val)); in OsArmWriteSctlr()
55 __asm__ volatile("mrc p15, 0, %0, c1,c0,1" : "=r"(val)); in OsArmReadActlr()
61 __asm__ volatile("mcr p15, 0, %0, c1,c0,1" ::"r"(val)); in OsArmWriteActlr()
68 __asm__ volatile("mrc p15, 0, %0, c1,c0,2" : "=r"(val)); in OsArmReadCpacr()
74 __asm__ volatile("mcr p15, 0, %0, c1,c0,2" ::"r"(val)); in OsArmWriteCpacr()
471 __asm__ volatile("mrc p15, 0, %0, c7,c1,6" : "=r"(val)); in OsArmReadBpiallis()
477 __asm__ volatile("mcr p15, 0, %0, c7,c1,6" ::"r"(val)); in OsArmWriteBpiallis()
705 __asm__ volatile("mrc p14, 0, %0, c1,c0,0" : "=r"(val)); in OsArmReadDbgdrar()
711 __asm__ volatile("mcr p14, 0, %0, c1,c0,0" ::"r"(val)); in OsArmWriteDbgdrar()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-iop32x/
Diop3xx.h235 asm volatile("mrc p6, 0, %0, c0, c1, 0" : "=r" (val)); in read_tmr0()
241 asm volatile("mcr p6, 0, %0, c0, c1, 0" : : "r" (val)); in write_tmr0()
246 asm volatile("mcr p6, 0, %0, c1, c1, 0" : : "r" (val)); in write_tmr1()
252 asm volatile("mrc p6, 0, %0, c2, c1, 0" : "=r" (val)); in read_tcr0()
258 asm volatile("mcr p6, 0, %0, c2, c1, 0" : : "r" (val)); in write_tcr0()
264 asm volatile("mrc p6, 0, %0, c3, c1, 0" : "=r" (val)); in read_tcr1()
270 asm volatile("mcr p6, 0, %0, c3, c1, 0" : : "r" (val)); in write_tcr1()
275 asm volatile("mcr p6, 0, %0, c4, c1, 0" : : "r" (val)); in write_trr0()
280 asm volatile("mcr p6, 0, %0, c5, c1, 0" : : "r" (val)); in write_trr1()
285 asm volatile("mcr p6, 0, %0, c6, c1, 0" : : "r" (val)); in write_tisr()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-omap2/
Dsleep44xx.S88 mrc p15, 0, r0, c1, c0, 0
90 mcr p15, 0, r0, c1, c0, 0
126 mrc p15, 0, r0, c1, c1, 2 @ Read NSACR data
128 mrcne p15, 0, r0, c1, c0, 1
130 mcrne p15, 0, r0, c1, c0, 1
189 mrc p15, 0, r0, c1, c0, 0
192 mcreq p15, 0, r0, c1, c0, 0
201 mrc p15, 0, r0, c1, c0, 1
204 mcreq p15, 0, r0, c1, c0, 1
270 mrc p15, 0, r0, c1, c0, 1
[all …]
/kernel/linux/linux-5.10/drivers/leds/
Dleds-tca6507.c209 int c1, c2; in choose_times() local
217 for (c1 = 1; c1 < TIMECODES; c1++) { in choose_times()
218 int t = time_codes[c1]; in choose_times()
223 for (c2 = 0; c2 <= c1; c2++) { in choose_times()
235 *c1p = c1; in choose_times()
245 c1 = *c2p; in choose_times()
247 *c1p = c1; in choose_times()
317 int c1, c2; in set_times() local
320 result = choose_times(tca->bank[bank].ontime, &c1, &c2); in set_times()
325 c1, time_codes[c1], in set_times()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/
Dqcom.yaml48 cp01-c1
51 hk10-c1
143 - qcom,ipq4019-ap-dk07.1-c1
145 - qcom,ipq4019-dk04.1-c1
156 - qcom,ipq8074-hk10-c1
172 - qcom,ipq6018-cp01-c1

12345678910>>...20