| /kernel/linux/linux-5.10/drivers/phy/hisilicon/ |
| D | phy-histb-combphy.c | 1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2016-2017 HiSilicon Co., Ltd. http://www.hisilicon.com
20 #include <dt-bindings/phy/phy.h>
36 int fixed; member
49 struct histb_combphy_mode mode; member
55 void __iomem *reg = priv->mmio + COMBPHY_CFG_REG; in nano_register_write()
73 static int is_mode_fixed(struct histb_combphy_mode *mode) in is_mode_fixed() argument
75 return (mode->fixed != PHY_NONE) ? true : false; in is_mode_fixed()
80 struct histb_combphy_mode *mode = &priv->mode; in histb_combphy_set_mode() local
81 struct regmap *syscon = priv->syscon; in histb_combphy_set_mode()
[all …]
|
| /kernel/linux/linux-5.10/drivers/acpi/acpica/ |
| D | evxfevnt.c | 1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0
4 * Module Name: evxfevnt - External Interfaces, ACPI event disable/enable
6 * Copyright (C) 2000 - 2020, Intel Corp.
28 * DESCRIPTION: Transfers the system into ACPI mode.
44 /* If the Hardware Reduced flag is set, machine is always in acpi mode */ in acpi_enable()
50 /* Check current mode */ in acpi_enable()
54 "System is already in ACPI mode\n")); in acpi_enable()
58 /* Transition to ACPI mode */ in acpi_enable()
63 "Could not transition to ACPI mode")); in acpi_enable()
73 "Platform took > %d00 usec to enter ACPI mode", retry)); in acpi_enable()
[all …]
|
| /kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/isp/kernels/ob/ob_1.0/ |
| D | ia_css_ob_types.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
20 * CSS-API header file for Optical Black level parameters.
25 /* Optical black mode.
29 IA_CSS_OB_MODE_FIXED, /** Fixed OB */
40 enum ia_css_ob_mode mode; /** Mode (None / Fixed / Raster). member
44 (used for Fixed Mode only).
48 (used for Fixed Mode only).
52 (used for Fixed Mode only).
56 (used for Fixed Mode only).
60 (used for Raster Mode only).
[all …]
|
| /kernel/linux/linux-5.10/Documentation/filesystems/ |
| D | hpfs.rst | 1 .. SPDX-License-Identifier: GPL-2.0
7 1998-2004, Mikulas Patocka
10 :homepage: https://artax.karlin.mff.cuni.cz/~mikulas/vyplody/hpfs/index-e.cgi
14 Chris Smith, 1993, original read-only HPFS, some code and hpfs structures file
24 Set owner/group/mode for files that do not have it specified in extended
25 attributes. Mode is inverted umask - for example umask 027 gives owner
27 that for files mode is anded with 0666. If you want files to have 'x'
32 CR/LF -> LF conversion, if auto, decision is made according to extension
33 - there is a list of text extensions (I thing it's better to not convert
43 corrupted filesystems. check=strict means many superfluous checks -
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/ |
| D | phy-hi3798cv200-combphy.txt | 4 - compatible: Should be "hisilicon,hi3798cv200-combphy"
5 - reg: Should be the address space for COMBPHY configuration and state
8 - #phy-cells: Should be 1. The cell number is used to select the phy mode
9 as defined in <dt-bindings/phy/phy.h>.
10 - clocks: The phandle to clock provider and clock specifier pair.
11 - resets: The phandle to reset controller and reset specifier pair.
13 Refer to phy/phy-bindings.txt for the generic PHY binding properties.
16 - hisilicon,fixed-mode: If the phy device doesn't support mode select
17 but a fixed mode setting, the property should be present to specify
18 the particular mode.
[all …]
|
| /kernel/linux/linux-5.10/arch/x86/include/asm/ |
| D | perf_event.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
155 /* Deep C-state Reset */
169 /* Call-stack Mode Supported */
198 * Fixed-purpose performance events:
201 /* RDPMC offset for Fixed PMCs */
206 * All the fixed-mode PMCs are configured via this single MSR:
211 * There is no event-code assigned to the fixed-mode PMCs.
213 * For a fixed-mode PMC, which has an equivalent event on a general-purpose
214 * PMC, the event-code of the equivalent event is used for the fixed-mode PMC,
217 * For a fixed-mode PMC, which doesn't have an equivalent event, a
[all …]
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | kirkwood-net5big.dts | 1 // SPDX-License-Identifier: GPL-2.0
9 * Based on netxbig_v2-setup.c,
14 /dts-v1/;
17 #include "kirkwood-6281.dtsi"
18 #include "kirkwood-netxbig.dtsi"
22 compatible = "lacie,net5big_v2", "lacie,netxbig", "marvell,kirkwood-88f6281", "marvell,kirkwood";
33 compatible = "regulator-fixed";
35 regulator-name = "hdd1power";
36 regulator-min-microvolt = <5000000>;
37 regulator-max-microvolt = <5000000>;
[all …]
|
| D | ls1021a-tsn.dts | 1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright 2016-2018 NXP Semiconductors
6 /dts-v1/;
10 model = "NXP LS1021A-TSN Board";
12 sys_mclk: clock-mclk {
13 compatible = "fixed-clock";
14 #clock-cells = <0>;
15 clock-frequency = <24576000>;
18 reg_vdda_codec: regulator-3V3 {
19 compatible = "regulator-fixed";
[all …]
|
| D | pxa300-raumfeld-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
4 #include <dt-bindings/gpio/gpio.h>
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/interrupt-controller/irq.h>
10 hw-revision = <0>;
14 stdout-path = &ffuart;
22 reg_3v3: regulator-3v3 {
23 compatible = "regulator-fixed";
24 regulator-name = "3v3-fixed-supply";
25 regulator-min-microvolt = <3300000>;
[all …]
|
| D | rk3229-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 /dts-v1/;
5 #include <dt-bindings/input/input.h>
10 compatible = "rockchip,rk3229-evb", "rockchip,rk3229";
17 dc_12v: dc-12v-regulator {
18 compatible = "regulator-fixed";
19 regulator-name = "dc_12v";
20 regulator-always-on;
21 regulator-boot-on;
22 regulator-min-microvolt = <12000000>;
[all …]
|
| D | mt7623a-rfb-nand.dts | 1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2017-2018 MediaTek Inc.
8 /dts-v1/;
9 #include <dt-bindings/input/input.h>
15 compatible = "mediatek,mt7623a-rfb-nand", "mediatek,mt7623";
22 stdout-path = "serial2:115200n8";
27 proc-supply = <&mt6323_vproc_reg>;
31 proc-supply = <&mt6323_vproc_reg>;
35 proc-supply = <&mt6323_vproc_reg>;
39 proc-supply = <&mt6323_vproc_reg>;
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/ |
| D | samsung-sxgbe.txt | 4 - compatible: Should be "samsung,sxgbe-v2.0a"
5 - reg: Address and length of the register set for the device
6 - interrupts: Should contain the SXGBE interrupts
7 These interrupts are ordered by fixed and follows variable
9 index 0 - this is fixed common interrupt of SXGBE and it is always
11 index 1 to 25 - 8 variable trasmit interrupts, variable 16 receive interrupts
13 - phy-mode: String, operation mode of the PHY interface.
15 - samsung,pbl: Integer, Programmable Burst Length.
17 - samsung,burst-map: Integer, Program the possible bursts supported by sxgbe
18 This is an integer and represents allowable DMA bursts when fixed burst.
[all …]
|
| D | nixge.txt | 4 - compatible: Should be "ni,xge-enet-3.00", but can be "ni,xge-enet-2.00" for
5 older device trees with DMA engines co-located in the address map,
7 - reg: Address and length of the register set for the device. It contains the
8 information of registers in the same order as described by reg-names.
9 - reg-names: Should contain the reg names
12 - interrupts: Should contain tx and rx interrupt
13 - interrupt-names: Should be "rx" and "tx"
14 - phy-mode: See ethernet.txt file in the same directory.
15 - nvmem-cells: Phandle of nvmem cell containing the MAC address
16 - nvmem-cell-names: Should be "address"
[all …]
|
| /kernel/linux/linux-5.10/Documentation/ide/ |
| D | ChangeLog.ide-tape.1995-2002 | 2 * Ver 0.1 Nov 1 95 Pre-working code :-)
8 * we received non serial read-ahead requests from the
17 * ide tapes :-)
70 * Ver 1.1 Dec 14 95 Fixed random problems which occurred when the tape
73 * Removed some old (non-active) code which had
80 * New fast pipelined operation mode (currently only on
81 * writes). When using the pipelined mode, the
86 * mode is enabled by default, but since it has a few
88 * A short explanation of the pipelined operation mode
90 * Ver 1.2 Jan 1 96 Eliminated pipelined mode race condition.
[all …]
|
| /kernel/linux/linux-5.10/Documentation/ia64/ |
| D | irq-redir.rst | 10 that described in Documentation/core-api/irq/irq-affinity.rst for i386 systems.
12 Because of the usage of SAPIC mode and physical destination mode the
14 CPUs. Only the first non-zero bit is taken into account.
21 first non-zero bit is the selected CPU. This format has been kept for
24 Set the delivery mode of interrupt 41 to fixed and route the
30 delivery mode (redirectable)::
40 (i.e. lowest priority mode routing is used), otherwise its route is
41 fixed.
49 IO-SAPIC interrupts are initialized with CPU#0 as their default target
50 and the routing is the so called "lowest priority mode" (actually
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/mmc/ |
| D | marvell,xenon-sdhci.txt | 11 - compatible: should be one of the following
12 - "marvell,armada-3700-sdhci": For controllers on Armada-3700 SoC.
13 Must provide a second register area and marvell,pad-type.
14 - "marvell,armada-ap806-sdhci": For controllers on Armada AP806.
15 - "marvell,armada-cp110-sdhci": For controllers on Armada CP110.
17 - clocks:
22 - clock-names:
27 - reg:
28 * For "marvell,armada-3700-sdhci", two register areas.
31 Please follow the examples with compatible "marvell,armada-3700-sdhci"
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/dsa/ |
| D | sja1105.txt | 6 - compatible:
8 - "nxp,sja1105e"
9 - "nxp,sja1105t"
10 - "nxp,sja1105p"
11 - "nxp,sja1105q"
12 - "nxp,sja1105r"
13 - "nxp,sja1105s"
18 and the non-SGMII devices, while pin-compatible, are not equal in terms
24 - sja1105,role-mac:
25 - sja1105,role-phy:
[all …]
|
| D | ocelot.txt | 5 -----
9 - VSC9959 (Felix)
10 - VSC9953 (Seville)
13 larger ENETC root complex. As a result, the ethernet-switch node is a sub-node
25 For the external switch ports, depending on board configuration, "phy-mode" and
26 "phy-handle" are populated by board specific device tree instances. Ports 4 and
27 5 are fixed as internal ports in the NXP LS1028A instantiation.
31 connected, in the Node Processor Interface (NPI) mode, to an Ethernet port.
32 By default, in fsl-ls1028a.dtsi, the NPI port is assigned to the internal
39 Any port can be disabled (and in fsl-ls1028a.dtsi, they are indeed all disabled
[all …]
|
| D | mt7530.txt | 6 - compatible: may be compatible = "mediatek,mt7530"
9 - #address-cells: Must be 1.
10 - #size-cells: Must be 0.
11 - mediatek,mcm: Boolean; if defined, indicates that either MT7530 is the part
12 on multi-chip module belong to MT7623A has or the remotely standalone
17 - core-supply: Phandle to the regulator node necessary for the core power.
18 - io-supply: Phandle to the regulator node necessary for the I/O power.
19 See Documentation/devicetree/bindings/regulator/mt6323-regulator.txt
24 - reset-gpios: Should be a gpio specifier for a reset line.
28 - resets : Phandle pointing to the system reset controller with
[all …]
|
| D | lan9303.txt | 2 -------------------------------------------------
6 - compatible: should be
7 - "smsc,lan9303-i2c" for I2C managed mode
9 - "smsc,lan9303-mdio" for mdio managed mode
13 - reset-gpios: GPIO to be used to reset the whole device
14 - reset-duration: reset duration in milliseconds, defaults to 200 ms
23 auto-detected and mapped accordingly.
27 I2C managed mode:
31 fixed-link { /* RMII fixed link to LAN9303 */
33 full-duplex;
[all …]
|
| /kernel/linux/linux-5.10/Documentation/networking/ |
| D | sfp-phylink.rst | 1 .. SPDX-License-Identifier: GPL-2.0
10 phylink is a mechanism to support hot-pluggable networking modules
11 directly connected to a MAC without needing to re-initialise the
12 adapter on hot-plug events.
14 phylink supports conventional phylib-based setups, fixed link setups
23 1. PHY mode
25 In PHY mode, we use phylib to read the current link settings from
30 2. Fixed mode
32 Fixed mode is the same as PHY mode as far as the MAC driver is
35 3. In-band mode
[all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_core_perf.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* Copyright (c) 2016-2018, The Linux Foundation. All rights reserved.
18 * enum dpu_core_perf_data_bus_id - data bus identifier
31 * struct dpu_core_perf_params - definition of performance parameters
43 * struct dpu_core_perf_tune - definition of performance tuning control
44 * @mode: performance mode
49 u32 mode; member
55 * struct dpu_core_perf - definition of core performance context
64 * @fix_core_clk_rate: fixed core clock request in Hz used in mode 2
65 * @fix_core_ib_vote: fixed core ib vote in bps used in mode 2
[all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/ |
| D | qrb5165-rb5.dts | 1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
17 compatible = "qcom,qrb5165-rb5", "qcom,sm8250";
24 stdout-path = "serial0:115200n8";
27 dc12v: dc12v-regulator {
28 compatible = "regulator-fixed";
29 regulator-name = "DC12V";
30 regulator-min-microvolt = <12000000>;
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/renesas/ |
| D | rcar-gen2-cpg.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * R-Car Gen2 Clock Pulse Generator
10 #include <linux/clk-provider.h>
18 #include "renesas-cpg-mssr.h"
19 #include "rcar-gen2-cpg.h"
39 * prepare - clk_prepare only ensures that parents are prepared
40 * enable - clk_enable only ensures that parents are enabled
41 * rate - rate is adjustable. clk->rate = parent->rate * mult / 32
42 * parent - fixed parent. No clk_set_parent support
60 val = (readl(zclk->reg) & CPG_FRQCRC_ZFC_MASK) >> CPG_FRQCRC_ZFC_SHIFT; in cpg_z_clk_recalc_rate()
[all …]
|
| /kernel/linux/linux-5.10/drivers/staging/media/rkisp1/uapi/ |
| D | rkisp1-config.h | 1 /* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
12 /* Vendor specific - used for RK_ISP1 camera sub-system */
20 /* Sensor De-gamma */
48 /* Denoise Pre-Filter */
50 /* Denoise Pre-Filter Strength */
76 /* maximum value for fixed black level */
78 /* minimum value for fixed black level */
152 * enum rkisp1_cif_isp_exp_ctrl_autostop - stop modes
162 * enum rkisp1_cif_isp_exp_meas_mode - Exposure measure mode
171 /*---------- PART1: Input Parameters ------------*/
[all …]
|