| /kernel/linux/linux-5.10/drivers/clk/rockchip/ |
| D | clk-mmc-phase.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #include <linux/clk-provider.h>
41 * Each fine delay is between 44ps-77ps. Assume each fine delay is 60ps to
58 raw_value = readl(mmc_clock->reg) >> (mmc_clock->shift); in rockchip_mmc_get_phase()
82 u32 delay; in rockchip_mmc_set_phase() local
98 return -EINVAL; in rockchip_mmc_set_phase()
105 * Due to the inexact nature of the "fine" delay, we might in rockchip_mmc_set_phase()
106 * actually go non-monotonic. We don't go _too_ monotonic in rockchip_mmc_set_phase()
113 * On one extreme (if delay is actually 44ps): in rockchip_mmc_set_phase()
115 * The other (if delay is actually 77ps): in rockchip_mmc_set_phase()
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/mmp/ |
| D | clk-apbc.c | 15 #include <linux/delay.h>
30 unsigned int delay; member
45 if (apbc->lock) in clk_apbc_prepare()
46 spin_lock_irqsave(apbc->lock, flags); in clk_apbc_prepare()
48 data = readl_relaxed(apbc->base); in clk_apbc_prepare()
49 if (apbc->flags & APBC_POWER_CTRL) in clk_apbc_prepare()
52 writel_relaxed(data, apbc->base); in clk_apbc_prepare()
54 if (apbc->lock) in clk_apbc_prepare()
55 spin_unlock_irqrestore(apbc->lock, flags); in clk_apbc_prepare()
57 udelay(apbc->delay); in clk_apbc_prepare()
[all …]
|
| D | clk-gate.c | 12 #include <linux/clk-provider.h>
16 #include <linux/delay.h>
34 if (gate->lock) in mmp_clk_gate_enable()
35 spin_lock_irqsave(gate->lock, flags); in mmp_clk_gate_enable()
37 tmp = readl(gate->reg); in mmp_clk_gate_enable()
38 tmp &= ~gate->mask; in mmp_clk_gate_enable()
39 tmp |= gate->val_enable; in mmp_clk_gate_enable()
40 writel(tmp, gate->reg); in mmp_clk_gate_enable()
42 if (gate->lock) in mmp_clk_gate_enable()
43 spin_unlock_irqrestore(gate->lock, flags); in mmp_clk_gate_enable()
[all …]
|
| D | clk-apmu.c | 15 #include <linux/delay.h>
35 if (apmu->lock) in clk_apmu_enable()
36 spin_lock_irqsave(apmu->lock, flags); in clk_apmu_enable()
38 data = readl_relaxed(apmu->base) | apmu->enable_mask; in clk_apmu_enable()
39 writel_relaxed(data, apmu->base); in clk_apmu_enable()
41 if (apmu->lock) in clk_apmu_enable()
42 spin_unlock_irqrestore(apmu->lock, flags); in clk_apmu_enable()
53 if (apmu->lock) in clk_apmu_disable()
54 spin_lock_irqsave(apmu->lock, flags); in clk_apmu_disable()
56 data = readl_relaxed(apmu->base) & ~apmu->enable_mask; in clk_apmu_disable()
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/panel/ |
| D | samsung,s6e8aa0.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrzej Hajda <a.hajda@samsung.com>
13 - $ref: panel-common.yaml#
20 reset-gpios: true
21 display-timings: true
23 vdd3-supply:
26 vci-supply:
29 power-on-delay:
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/sunxi/ |
| D | clk-mod0.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #include <linux/clk-provider.h>
15 #include "clk-factors.h"
18 * sun4i_a10_get_mod0_factors() - calculates m, n factors for MOD0-style clocks
29 if (req->rate > req->parent_rate) in sun4i_a10_get_mod0_factors()
30 req->rate = req->parent_rate; in sun4i_a10_get_mod0_factors()
32 div = DIV_ROUND_UP(req->parent_rate, req->rate); in sun4i_a10_get_mod0_factors()
45 req->rate = (req->parent_rate >> calcp) / calcm; in sun4i_a10_get_mod0_factors()
46 req->m = calcm - 1; in sun4i_a10_get_mod0_factors()
47 req->p = calcp; in sun4i_a10_get_mod0_factors()
[all …]
|
| /kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac-meson8b.c | 1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <linux/clk-provider.h>
35 /* TX clock delay in ns = "8ns / 4 * tx_dly_val" (where 8ns are exactly one
57 * the automatically delay and skew automatically (internally).
60 /* An internal counter based on the "timing-adjustment" clock. The counter is
62 * delay (= the counter value) when to start sampling RXEN and RXD[3:0].
66 * large input delay, the bit for that signal (RXEN = bit 0, RXD[3] = bit 1,
67 * ...) can be configured to be 1 to compensate for a delay of about 1ns.
101 data = readl(dwmac->regs + reg); in meson8b_dwmac_mask_bits()
105 writel(data, dwmac->regs + reg); in meson8b_dwmac_mask_bits()
[all …]
|
| /kernel/linux/linux-5.10/arch/mips/boot/dts/cavium-octeon/ |
| D | octeon_3xxx.dts | 1 // SPDX-License-Identifier: GPL-2.0
6 * use. Because of this, it contains a super-set of the available
15 phy0: ethernet-phy@0 {
17 marvell,reg-init =
21 <3 0x11 0 0x442a>, /* Reg 3,17 <- 0442a */
22 /* irq, blink-activity, blink-link */
23 <3 0x10 0 0x0242>; /* Reg 3,16 <- 0x0242 */
27 phy1: ethernet-phy@1 {
29 marvell,reg-init =
33 <3 0x11 0 0x442a>, /* Reg 3,17 <- 0442a */
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/ |
| D | clk-palmas.c | 5 * Copyright (c) 2013-2014 Texas Instruments, Inc.
21 #include <linux/clk-provider.h>
39 int delay; member
66 ret = palmas_update_bits(cinfo->palmas, PALMAS_RESOURCE_BASE, in palmas_clks_prepare()
67 cinfo->clk_desc->control_reg, in palmas_clks_prepare()
68 cinfo->clk_desc->enable_mask, in palmas_clks_prepare()
69 cinfo->clk_desc->enable_mask); in palmas_clks_prepare()
71 dev_err(cinfo->dev, "Reg 0x%02x update failed, %d\n", in palmas_clks_prepare()
72 cinfo->clk_desc->control_reg, ret); in palmas_clks_prepare()
73 else if (cinfo->clk_desc->delay) in palmas_clks_prepare()
[all …]
|
| /kernel/linux/linux-5.10/arch/arm/mach-pxa/ |
| D | mp900.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * linux/arch/arm/mach-pxa/mp900.c
7 * Based on mach-pxa/gumstix.c
13 #include <linux/init.h>
19 #include <asm/mach-types.h>
25 static void isp116x_pfm_delay(struct device *dev, int delay) in isp116x_pfm_delay() argument
30 int cyc = delay / 10; in isp116x_pfm_delay()
43 .delay = isp116x_pfm_delay,
66 .id = -1,
70 .name = "isp116x-hcd",
[all …]
|
| /kernel/linux/linux-5.10/drivers/media/test-drivers/vidtv/ |
| D | vidtv_tuner.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
20 * struct vidtv_tuner_config - Configuration used to init the tuner.
22 * @mock_power_up_delay_msec: Simulate a power-up delay.
23 * @mock_tune_delay_msec: Simulate a tune delay.
24 * @vidtv_valid_dvb_t_freqs: The valid DVB-T frequencies to simulate.
25 * @vidtv_valid_dvb_c_freqs: The valid DVB-C frequencies to simulate.
26 * @vidtv_valid_dvb_s_freqs: The valid DVB-S frequencies to simulate.
30 * The configuration used to init the tuner module, usually filled
|
| /kernel/linux/linux-5.10/drivers/clk/tegra/ |
| D | clk-periph-gate.c | 1 // SPDX-License-Identifier: GPL-2.0-only
6 #include <linux/clk-provider.h>
9 #include <linux/delay.h>
20 readl_relaxed(gate->clk_base + (gate->regs->enb_reg))
22 writel_relaxed(val, gate->clk_base + (gate->regs->enb_set_reg))
24 writel_relaxed(val, gate->clk_base + (gate->regs->enb_clr_reg))
27 readl_relaxed(gate->clk_base + (gate->regs->rst_reg))
29 writel_relaxed(val, gate->clk_base + (gate->regs->rst_clr_reg))
31 #define periph_clk_to_bit(gate) (1 << (gate->clk_num % 32))
44 if (!(gate->flags & TEGRA_PERIPH_NO_RESET)) in clk_periph_is_enabled()
[all …]
|
| /kernel/linux/linux-5.10/drivers/media/i2c/ |
| D | bt819.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * bt819 - BT819A VideoStream Decoder (Rockwell Part)
12 * - moved over to linux>=2.4.x i2c protocol (9/9/2002)
21 #include <linux/delay.h>
25 #include <media/v4l2-device.h>
26 #include <media/v4l2-ctrls.h>
29 MODULE_DESCRIPTION("Brooktree-819 video decoder driver");
35 MODULE_PARM_DESC(debug, "Debug level (0-1)");
38 /* ----------------------------------------------------------------------- */
57 return &container_of(ctrl->handler, struct bt819, hdl)->sd; in to_sd()
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/actions/ |
| D | owl-pll.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */
6 // Author: David Liu <liuwei@actions-semi.com>
14 #include "owl-common.h"
32 u8 delay; member
51 .delay = _delay, \
63 .hw.init = CLK_HW_INIT(_name, \
78 .hw.init = CLK_HW_INIT_NO_PARENT(_name, \
93 .hw.init = CLK_HW_INIT_NO_PARENT(_name, \
99 #define mul_mask(m) ((1 << ((m)->width)) - 1)
|
| /kernel/liteos_a/testsuites/unittest/libc/posix/mqueue/full/ |
| D | It_posix_queue_097.cpp | 2 * Copyright (c) 2013-2019 Huawei Technologies Co., Ltd. All rights reserved.
3 * Copyright (c) 2020-2021 Huawei Device Co., Ltd. All rights reserved.
40 ret = LosTaskDelay(2); // 2, Set delay time. in PthreadF01()
46 g_testCount = 2; // 2, Init test count value. in PthreadF01()
61 g_testCount = 3; // 3, Init test count value. in PthreadF02()
68 ret = LosTaskDelay(3); // 3, Set delay time. in PthreadF02()
78 g_testCount = 4; // 4, Init test count value. in PthreadF02()
95 ret = snprintf_s(g_gqname, MQUEUE_STANDARD_NAME_LENGTH, MQUEUE_STANDARD_NAME_LENGTH - 1, \ in Testcase()
102 ICUNIT_GOTO_NOT_EQUAL(g_gqueue, (mqd_t)-1, g_gqueue, EXIT); in Testcase()
118 ret = LosTaskDelay(10); // 10, Set delay time. in Testcase()
|
| D | It_posix_queue_041.cpp | 2 * Copyright (c) 2013-2019 Huawei Technologies Co., Ltd. All rights reserved.
3 * Copyright (c) 2020-2021 Huawei Device Co., Ltd. All rights reserved.
51 g_testCount = 2; // 2, Init test count value. in PthreadF01()
64 g_testCount = 3; // 3, Init test count value. in PthreadF02()
69 TestExtraTaskDelay(2); // 2, Set delay time. in PthreadF02()
76 g_testCount = 4; // 4, Init test count value. in PthreadF02()
94 ret = snprintf_s(g_gqname, MQUEUE_STANDARD_NAME_LENGTH, MQUEUE_STANDARD_NAME_LENGTH - 1, \ in Testcase()
101 ICUNIT_GOTO_NOT_EQUAL(g_gqueue, (mqd_t)-1, g_gqueue, EXIT); in Testcase()
111 LosTaskDelay(5); // 5, Set delay time. in Testcase()
120 ret = LosTaskDelay(5); // 5, Set delay time. in Testcase()
|
| D | It_posix_queue_144.cpp | 2 * Copyright (c) 2013-2019 Huawei Technologies Co., Ltd. All rights reserved.
3 * Copyright (c) 2020-2021 Huawei Device Co., Ltd. All rights reserved.
43 LosTaskDelay(2); // 2, delay in PthreadF01()
48 g_testCount = 2; // 2, Init test count value. in PthreadF01()
65 g_testCount = 3; // 3, Init test count value. in PthreadF02()
69 uret = LosTaskDelay(2); // 2, delay in PthreadF02()
78 g_testCount = 4; // 4, Init test count value. in PthreadF02()
101 ret = snprintf_s(mqname, MQUEUE_STANDARD_NAME_LENGTH, MQUEUE_STANDARD_NAME_LENGTH - 1, \ in Testcase()
106 ICUNIT_GOTO_NOT_EQUAL(g_gqueue, (mqd_t)-1, g_gqueue, EXIT); in Testcase()
125 uret = LosTaskDelay(12); // 12, Set delay time. in Testcase()
|
| /kernel/linux/linux-5.10/arch/arm/lib/ |
| D | delay.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Delay loops based on the OpenRISC implementation.
11 #include <linux/delay.h>
12 #include <linux/init.h>
18 * Default to the loop-based delay implementation.
21 .delay = __loop_delay,
33 return -ENXIO; in read_current_timer()
35 *timer_val = delay_timer->read_current_timer(); in read_current_timer()
49 while ((get_cycles() - start) < cycles) in __timer_delay()
70 clocks_calc_mult_shift(&new_mult, &new_shift, timer->freq, in register_current_timer_delay()
[all …]
|
| /kernel/linux/linux-5.10/init/ |
| D | calibrate.c | 1 // SPDX-License-Identifier: GPL-2.0
2 /* calibrate.c: default delay calibration
4 * Excised from init/main.c
9 #include <linux/delay.h>
10 #include <linux/init.h>
28 * loops per jiffy directly, instead of guessing it using delay().
29 * Also, this code tries to handle non-maskable asynchronous events
44 int max = -1; /* index of measured_times with max/min values or not set */ in calibrate_delay_direct()
45 int min = -1; in calibrate_delay_direct()
60 * 1. pre_start <- When we are sure that jiffy switch hasn't happened in calibrate_delay_direct()
[all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/bus/ |
| D | ti-sysc.txt | 20 - compatible shall be one of the following generic types:
23 "ti,sysc-omap2"
24 "ti,sysc-omap4"
25 "ti,sysc-omap4-simple"
30 "ti,sysc-omap2-timer"
31 "ti,sysc-omap4-timer"
32 "ti,sysc-omap3430-sr"
33 "ti,sysc-omap3630-sr"
34 "ti,sysc-omap4-sr"
35 "ti,sysc-omap3-sham"
[all …]
|
| /kernel/linux/linux-5.10/arch/x86/include/asm/ |
| D | i8259.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
5 #include <linux/delay.h>
31 /* the PIC may need a careful delay on some platforms, hence specific calls */
37 * delay for some accesses to PIC on motherboard or in chipset in inb_pic()
49 * delay for some accesses to PIC on motherboard or in chipset in outb_pic()
64 void (*init)(int auto_eoi); member
80 return legacy_pic->nr_legacy_irqs; in nr_legacy_irqs()
|
| /kernel/linux/linux-5.10/arch/parisc/lib/ |
| D | delay.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * Precise Delay Loops for parisc
17 #include <linux/init.h>
19 #include <asm/delay.h>
23 /* CR16 based delay: */
40 if ((now - bclock) >= loops) in __cr16_delay()
51 * since CR16's are per-cpu we need to calculate in __cr16_delay()
52 * that. The delay must guarantee that we wait "at in __cr16_delay()
59 loops -= (now - bclock); in __cr16_delay()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/ |
| D | rt5514.txt | 7 - compatible : "realtek,rt5514".
9 - reg : the I2C address of the device for I2C, the chip select
14 - clocks: The phandle of the master clock to the CODEC
15 - clock-names: Should be "mclk"
17 - interrupts: The interrupt number to the cpu. The interrupt specifier format
20 - realtek,dmic-init-delay-ms
21 Set the DMIC initial delay (ms) to wait it ready for I2C.
|
| /kernel/linux/linux-5.10/Documentation/fb/ |
| D | deferred_io.rst | 5 Deferred IO is a way to delay and repurpose IO. It uses host memory as a
10 - userspace app like Xfbdev mmaps framebuffer
11 - deferred IO and driver sets up fault and page_mkwrite handlers
12 - userspace app tries to write to mmaped vaddress
13 - we get pagefault and reach fault handler
14 - fault handler finds and returns physical page
15 - we get page_mkwrite where we add this page to a list
16 - schedule a workqueue task to be run after a delay
17 - app continues writing to that page with no additional cost. this is
19 - the workqueue task comes in and mkcleans the pages on the list, then
[all …]
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| D | clk-apmixed.c | 1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/delay.h>
11 #include "clk-mtk.h"
33 return (readl(tx->base_addr) & REF2USB_EN_MASK) == REF2USB_EN_MASK; in mtk_ref2usb_tx_is_prepared()
41 val = readl(tx->base_addr); in mtk_ref2usb_tx_prepare()
44 writel(val, tx->base_addr); in mtk_ref2usb_tx_prepare()
48 writel(val, tx->base_addr); in mtk_ref2usb_tx_prepare()
51 writel(val, tx->base_addr); in mtk_ref2usb_tx_prepare()
61 val = readl(tx->base_addr); in mtk_ref2usb_tx_unprepare()
63 writel(val, tx->base_addr); in mtk_ref2usb_tx_unprepare()
[all …]
|