/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
D | LanaiCondCode.h | 10 enum CondCode { enum
|
D | LanaiInstrInfo.cpp | 522 unsigned CondCode = MI.getOperand(3).getImm(); in optimizeSelect() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/MCTargetDesc/ |
D | ARCInfo.h | 24 enum CondCode { enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64SpeculationHardening.cpp | 226 MachineBasicBlock &SplitEdgeBB, AArch64CC::CondCode &CondCode, in insertTrackingCode() 247 AArch64CC::CondCode CondCode; in instrumentControlFlow() local
|
D | AArch64InstructionSelector.cpp | 927 AArch64CC::CondCode &CondCode, in changeFCMPPredToAArch64CC() 3525 AArch64CC::CondCode CondCode; in tryOptSelect() local
|
D | AArch64ISelLowering.cpp | 1437 unsigned CondCode = MI.getOperand(3).getImm(); in EmitF128CSEL() local 1549 AArch64CC::CondCode &CondCode, in changeFPCCToAArch64CC() 1612 AArch64CC::CondCode &CondCode, in changeFPCCToANDAArch64CC() 1642 AArch64CC::CondCode &CondCode, in changeVectorFPCCToAArch64CC()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/MCTargetDesc/ |
D | MipsInstPrinter.h | 32 enum CondCode { enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/ |
D | XCoreInstrInfo.cpp | 37 enum CondCode { enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/AsmParser/ |
D | LanaiAsmParser.cpp | 1053 LPCC::CondCode CondCode = in splitMnemonic() local 1073 LPCC::CondCode CondCode = LPCC::suffixToLanaiCondCode(Mnemonic); in splitMnemonic() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Utils/ |
D | AArch64BaseInfo.h | 235 enum CondCode { // Meaning (integer) Meaning (floating-point) enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/AsmParser/ |
D | MSP430AsmParser.cpp | 318 unsigned CondCode; in parseJccInstruction() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/MCTargetDesc/ |
D | X86BaseInfo.h | 75 enum CondCode { enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 1047 enum CondCode { enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
D | NVPTXISelDAGToDAG.cpp | 537 static unsigned getPTXCmpMode(const CondCodeSDNode &CondCode, bool FTZ) { in getPTXCmpMode()
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 1849 static void FPCCToARMCC(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in FPCCToARMCC() 4323 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in getARMCmp() local 4647 static void checkVSELConstraints(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in checkVSELConstraints() 5037 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in LowerSELECT_CC() local 5054 ARMCC::CondCodes CondCode, CondCode2; in LowerSELECT_CC() local 5199 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in OptimizeVFPBrcond() local 5233 ARMCC::CondCodes CondCode = in LowerBRCOND() local 5286 ARMCC::CondCodes CondCode = in LowerBR_CC() local 5312 ARMCC::CondCodes CondCode, CondCode2; in LowerBR_CC() local 9264 ARMCC::CondCodes CondCode, CondCode2; in LowerFSETCC() local
|
D | ARMBaseInstrInfo.cpp | 2262 unsigned CondCode = MI.getOperand(3).getImm(); in optimizeSelect() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86FastISel.cpp | 2889 unsigned BaseOpc, CondCode; in fastLowerIntrinsicCall() local
|
D | X86ISelLowering.cpp | 21877 X86::CondCode CondCode = TranslateX86CC(CC, dl, IsFP, Op0, Op1, DAG); in emitFlagsForSetcc() local 22178 unsigned CondCode = Cond.getConstantOperandVal(0); in LowerSELECT() local 22315 unsigned CondCode = cast<ConstantSDNode>(CC)->getZExtValue(); in LowerSELECT() local 36933 ISD::CondCode CondCode; in combineHorizontalPredicateResult() local
|
/third_party/mesa3d/src/gallium/drivers/nouveau/codegen/ |
D | nv50_ir.h | 328 enum CondCode enum
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/AsmParser/ |
D | AArch64AsmParser.cpp | 413 struct CondCodeOp CondCode; member
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCISelDAGToDAG.cpp | 5107 SDValue CondCode = SelectCC(N->getOperand(2), N->getOperand(3), CC, dl); in Select() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIISelLowering.cpp | 4207 int CondCode = CD->getSExtValue(); in lowerICMPIntrinsic() local 4244 int CondCode = CD->getSExtValue(); in lowerFCMPIntrinsic() local
|