| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | Analysis.cpp | 102 uint64_t EltSize = DL.getTypeAllocSize(EltTy); in ComputeValueVTs() local
142 uint64_t EltSize = DL.getTypeAllocSize(EltTy); in computeValueLLTs() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUTargetTransformInfo.cpp | 556 unsigned EltSize in getVectorInstrCost() local
951 unsigned EltSize in getVectorInstrCost() local
|
| D | SIRegisterInfo.cpp | 636 const unsigned EltSize = 4; in buildSpillLoadStore() local
774 unsigned EltSize = 4; in spillSGPR() local
878 unsigned EltSize = 4; in restoreSGPR() local
|
| D | AMDGPULegalizerInfo.cpp | 102 const int EltSize = EltTy.getSizeInBits(); in moreEltsToNext32Bit() local
139 const int EltSize = Ty.getElementType().getSizeInBits(); in isRegisterType() local
807 unsigned EltSize = EltTy.getSizeInBits(); in AMDGPULegalizerInfo() local
|
| D | AMDGPURegisterBankInfo.cpp | 1368 int EltSize = Ty.getScalarSizeInBits(); in selectStoreIntrinsic() local
2672 unsigned EltSize = getSizeInBits(MI.getOperand(2).getReg(), MRI, *TRI); in getInstrMapping() local
|
| D | SIInstrInfo.cpp | 301 unsigned EltSize; in getMemOperandWithOffset() local
688 unsigned EltSize = 4; in copyPhysReg() local
792 unsigned EltSize = 4; in materializeImmediate() local
|
| D | SILoadStoreOptimizer.cpp | 118 unsigned EltSize; member
|
| D | SIISelLowering.cpp | 4812 unsigned EltSize = EltVT.getSizeInBits(); in lowerINSERT_VECTOR_ELT() local
4901 unsigned EltSize = EltVT.getSizeInBits(); in lowerEXTRACT_VECTOR_ELT() local
9336 unsigned EltSize = EltVT.getSizeInBits(); in performExtractVectorEltCombine() local
9406 unsigned EltSize = EltVT.getSizeInBits(); in performInsertVectorEltCombine() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/Utils/ |
| D | X86ShuffleDecode.cpp | 415 void DecodeEXTRQIMask(unsigned NumElts, unsigned EltSize, int Len, int Idx, in DecodeEXTRQIMask()
452 void DecodeINSERTQIMask(unsigned NumElts, unsigned EltSize, int Len, int Idx, in DecodeINSERTQIMask()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/ |
| D | Loads.cpp | 203 APInt EltSize(DL.getIndexTypeSizeInBits(Ptr->getType()), in isDereferenceableAndAlignedInLoop() local
|
| D | ConstantFolding.cpp | 433 uint64_t EltSize = DL.getTypeAllocSize(CS->getOperand(Index)->getType()); in ReadDataFromGlobal() local
464 uint64_t EltSize = DL.getTypeAllocSize(EltTy); in ReadDataFromGlobal() local
|
| D | ModuleSummaryAnalysis.cpp | 520 uint64_t EltSize = DL.getTypeAllocSize(EltTy); in findFuncPointers() local
|
| D | LoopAccessAnalysis.cpp | 225 unsigned EltSize = in insert() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstructionSelector.cpp | 1566 unsigned EltSize = DstTy.getElementType().getSizeInBits(); in select() local
2779 unsigned EltSize, const TargetRegisterClass *DstRC, Register Scalar, in emitScalarToVector()
2876 const unsigned EltSize) { in getLaneCopyOpcode()
3208 getInsertVecEltOpInfo(const RegisterBank &RB, unsigned EltSize) { in getInsertVecEltOpInfo()
3876 unsigned EltSize = MRI.getType(EltReg).getSizeInBits(); in emitLaneInsert() local
3907 unsigned EltSize = EltTy.getSizeInBits(); in selectInsertElt() local
3978 unsigned EltSize = EltTy.getSizeInBits(); in selectBuildVector() local
|
| D | AArch64StackTagging.cpp | 258 uint32_t EltSize = DL->getTypeSizeInBits(EltTy); in flatten() local
|
| D | AArch64ISelLowering.cpp | 977 unsigned EltSize = Size; in optimizeLogicalImm() local
2780 unsigned EltSize = VT.getScalarSizeInBits(); in isExtendedBUILD_VECTOR() local
2807 unsigned EltSize = VT.getScalarSizeInBits() / 2; in skipExtensionForVectorMULL() local
5199 unsigned EltSize = 8; in LowerCTPOP() local
8335 unsigned EltSize = VT.getScalarSizeInBits(); in LowerVectorSRA_SRL_SHL() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineLoadStoreAlloca.cpp | 727 auto EltSize = DL.getTypeAllocSize(ET); in unpackLoadToAggregate() local
1254 auto EltSize = DL.getTypeAllocSize(AT->getElementType()); in unpackStoreToAggregate() local
|
| D | InstructionCombining.cpp | 1168 uint64_t EltSize = DL.getTypeAllocSize(AT->getElementType()); in FindElementAtOffset() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCTargetTransformInfo.cpp | 788 unsigned EltSize = Val->getScalarSizeInBits(); in getVectorInstrCost() local
|
| D | PPCISelLowering.cpp | 1834 bool PPC::isSplatShuffleMask(ShuffleVectorSDNode *N, unsigned EltSize) { in isSplatShuffleMask()
2132 unsigned PPC::getSplatIdxForPPCMnemonics(SDNode *N, unsigned EltSize, in getSplatIdxForPPCMnemonics()
2153 unsigned EltSize = 16/N->getNumOperands(); in get_VSPLTI_elt() local
8799 SDValue EltSize = DAG.getConstant(SplatSize, dl, MVT::i32); in LowerBUILD_VECTOR() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| D | LegalizerHelper.cpp | 54 unsigned EltSize = OrigTy.getScalarSizeInBits(); in getNarrowTypeBreakDown() local
150 unsigned EltSize = MainTy.getScalarSizeInBits(); in extractParts() local
2365 const unsigned EltSize = EltTy.getSizeInBits(); in fewerElementsVectorBasic() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 6017 unsigned EltSize = 8; in LowerCTPOP() local
7247 unsigned EltSize = VT.getScalarSizeInBits(); in LowerBUILD_VECTOR() local
7643 unsigned EltSize = VT.getScalarSizeInBits(); in isShuffleMaskLegal() local
7945 unsigned EltSize = VT.getScalarSizeInBits(); in LowerVECTOR_SHUFFLE() local
8392 unsigned EltSize = VT.getScalarSizeInBits(); in isExtendedBUILD_VECTOR() local
8530 unsigned EltSize = VT.getScalarSizeInBits() / 2; in SkipExtensionForVMULL() local
13394 unsigned EltSize = Op.getScalarValueSizeInBits(); in PerformVDUPLANECombine() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 247 unsigned EltSize = EltVT.getStoreSize(); in CanMergeParamLoadStoresStartingAt() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/IPO/ |
| D | GlobalOpt.cpp | 545 uint64_t EltSize = DL.getTypeAllocSize(ElTy); in SRAGlobal() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 852 unsigned EltSize = Ty.getScalarSizeInBits(); in performDSPShiftCombine() local
|