| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 676 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeAddiGroupBranch() local
704 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP35GroupBranchMMR6() local
749 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeDaddiGroupBranch() local
777 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP37GroupBranchMMR6() local
818 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP65GroupBranchMMR6() local
857 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP75GroupBranchMMR6() local
901 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezlGroupBranch() local
946 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzlGroupBranch() local
988 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzGroupBranch() local
1037 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezGroupBranch() local
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonAsmPrinter.cpp | 374 MCOperand &Rt = Inst.getOperand(3); in HexagonProcessInstruction() local
385 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
397 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
594 MCOperand &Rt = Inst.getOperand(1); in HexagonProcessInstruction() local
|
| D | HexagonBitTracker.cpp | 297 uint16_t BW, bool Odd) -> BT::RegisterCell { in evaluate()
|
| D | HexagonSplitDouble.cpp | 376 Register Rt = MI->getOperand(2).getReg(); in profit() local
|
| D | HexagonBitSimplify.cpp | 1885 BitTracker::RegisterRef &Rt) { in matchPackhl()
2018 BitTracker::RegisterRef Rs, Rt; in genPackhl() local
|
| D | HexagonISelDAGToDAGHVX.cpp | 2105 SDValue Rt = N->getOperand(2); in selectVAlign() local
|
| D | HexagonInstrInfo.cpp | 1237 Register Rt = Op3.getReg(); in expandPostRAPseudo() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.cpp | 210 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRsRt() local
221 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRtRsImm16() local
236 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRtRsImm16Rel() local
272 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRdRtSa() local
286 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRdRsRt() local
346 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitCOP1FmtRtFsFd() local
359 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitCOP1MovRtFs() local
668 const IValueT Rt = encodeGPRegister(OpRt, "Rt", "lui"); in lui() local
687 const IValueT Rt = encodeFPRegister(OpRt, "Ft", "ldc1"); in ldc1() local
749 const IValueT Rt = encodeFPRegister(OpRt, "Ft", "lwc1"); in lwc1() local
[all …]
|
| D | IceAssemblerARM32.cpp | 935 bool IsLoad, bool IsByte, IValueT Rt, in emitMemOp()
946 IValueT Rt, const Operand *OpAddress, in emitMemOp()
1003 IValueT Rt, const Operand *OpAddress, in emitMemOpEnc3()
1078 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InstName); in emitInsertExtractInt() local
1551 IValueT Rt = encodeGPRegister(OpRt, "Rt", LdrName); in ldr() local
1620 const Operand *OpRd, IValueT Rt, in emitMemExOp()
1896 IValueT Rt = encodeGPRegister(OpRt, "Rt", StrName); in str() local
1980 IValueT Rt = encodeGPRegister(OpRt, "Rt", StrexName); in strex() local
2012 IValueT Rt = encodeGPRegister(OpRt, "Rt", Pop); in pop() local
2041 IValueT Rt = encodeGPRegister(OpRt, "Rt", Push); in push() local
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 1828 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode2IdxInstruction() local
1976 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode3Instruction() local
3767 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadShift() local
3851 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm8() local
3935 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm12() local
4015 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadT() local
4053 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadLabel() local
4290 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LdStPre() local
4751 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeDoubleRegLoad() local
4774 unsigned Rt = fieldFromInstruction(Insn, 0, 4); in DecodeDoubleRegStore() local
[all …]
|
| /third_party/mesa3d/src/asahi/compiler/ |
| D | agx_pack.c | 471 bool Rt, At, Ot; in agx_pack_instr() local
515 bool Rt, Ot, Ct, St; in agx_pack_instr() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
| D | RISCVMergeBaseOffset.cpp | 139 Register Rt = TailAdd.getOperand(2).getReg(); in matchLargeOffset() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCCompound.cpp | 200 MCOperand Rs, Rt; in getCompoundInsn() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1031 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeUnsignedLdStInstruction() local
1092 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSignedLdStInstruction() local
1290 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeExclusiveLdStInstruction() local
1373 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodePairLdStInstruction() local
1753 uint64_t Rt = fieldFromInstruction(insn, 0, 5); in DecodeTestAndBranch() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 3374 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3381 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3411 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3423 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3446 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3461 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3487 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3497 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3534 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
|
| D | Thumb2SizeReduction.cpp | 467 Register Rt = MI->getOperand(IsStore ? 1 : 0).getReg(); in ReduceLoadStore() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/AsmParser/ |
| D | HexagonAsmParser.cpp | 1361 MCOperand &Rt = Inst.getOperand(1); in processInstruction() local
1800 MCOperand &Rt = Inst.getOperand(2); in processInstruction() local
1820 MCOperand &Rt = Inst.getOperand(3); in processInstruction() local
1843 MCOperand &Rt = Inst.getOperand(2); in processInstruction() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/AsmParser/ |
| D | AArch64AsmParser.cpp | 3973 unsigned Rt = Inst.getOperand(1).getReg(); in validateInstruction() local
3990 unsigned Rt = Inst.getOperand(0).getReg(); in validateInstruction() local
4003 unsigned Rt = Inst.getOperand(1).getReg(); in validateInstruction() local
4019 unsigned Rt = Inst.getOperand(1).getReg(); in validateInstruction() local
4052 unsigned Rt = Inst.getOperand(1).getReg(); in validateInstruction() local
4071 unsigned Rt = Inst.getOperand(1).getReg(); in validateInstruction() local
4087 unsigned Rt = Inst.getOperand(1).getReg(); in validateInstruction() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 3516 Register Rt = MI.getOperand(1).getReg(); in emitST_F16_PSEUDO() local
3581 Register Rt = RegInfo.createVirtualRegister(RC); in emitLD_F16_PSEUDO() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 7134 unsigned Rt = MRI->getEncodingValue(Reg1); in ParseInstruction() local
7255 unsigned Rt = MRI->getEncodingValue(Inst.getOperand(RtIndex).getReg()); in validateLDRDSTRD() local
7480 const unsigned Rt = MRI->getEncodingValue(Inst.getOperand(1).getReg()); in validateInstruction() local
7513 const unsigned Rt = MRI->getEncodingValue(Inst.getOperand(0).getReg()); in validateInstruction() local
|
| /third_party/boost/libs/math/doc/graphs/hypergeometric_1f1/ |
| D | plotlyjs-bundle.js | 1 …on"==typeof define&&define.amd)define([],t);else{("undefined"!=typeof window?window:"undefined"!=t… property
|