Home
last modified time | relevance | path

Searched full:165 (Results 1 – 25 of 479) sorted by relevance

12345678910>>...20

/kernel/linux/linux-5.10/drivers/net/fddi/skfp/
Dsmtdef.c215 mib->m[MAC0].fddiMACT_MaxCapabilitiy = (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
220 mib->m[MAC0].fddiMACT_Req = (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
221 mib->m[MAC0].fddiMACT_ReqMIB = (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
222 mib->m[MAC0].fddiMACT_Max = (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
223 mib->m[MAC0].fddiMACT_MaxMIB = (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
239 (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
241 (u_long)(- MS2BCLK(165)) ; in smt_init_mib()
/kernel/linux/linux-5.10/drivers/soc/tegra/fuse/
Dspeedo-tegra20.c49 {165, 195, 224, UINT_MAX},
50 {165, 195, 224, UINT_MAX},
51 {165, 195, 224, UINT_MAX},
/kernel/linux/linux-5.10/drivers/pcmcia/
Dsoc_common.h182 * has a minimum value of 165ns. Section 4.13.5 says that twIOWR has
183 * a minimum value of 165ns, as well. Section 4.7.2 (describing
193 * PCMCIA I/O command width time is 165ns. The default PCMCIA 5V attribute
197 #define SOC_PCMCIA_IO_ACCESS (165)
/kernel/linux/linux-5.10/arch/arm/mach-omap2/
Dopp2xxx.h166 #define RI_CLKSEL_L3 (4 << 0) /* 165MHz */
178 #define RI_CLKSEL_IVA (4 << 8) /* iva1 - 165MHz */
183 #define RI_CLKSEL_GFX (1 << 0) /* 165MHz */
305 * #2 (ratio1) DPLL = 330*2 = 660MHz, L3=165MHz
315 /* Core frequency changed from 330/165 to 329/164 MHz*/
345 * 165 (ratio1) same as above #2
/kernel/linux/linux-5.10/drivers/media/platform/omap3isp/
Dgamma_table.h28 162, 163, 163, 164, 164, 164, 164, 165, 165, 165, 165, 166, 166, 167, 167, 168,
/kernel/linux/linux-5.10/tools/testing/selftests/firmware/
Dsettings8 timeout=165
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/i2c/
Di2c-synquacer.txt23 interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
/kernel/linux/linux-5.10/drivers/pinctrl/uniphier/
Dpinctrl-uniphier-pro4.c510 UNIPHIER_PINCTRL_PIN(165, "RGMII_TXCTL", 6,
553 165, UNIPHIER_PIN_DRV_1BIT,
554 165, UNIPHIER_PIN_PULL_DOWN),
1008 static const unsigned ether_mii_pins[] = {160, 161, 162, 163, 164, 165, 166,
1013 static const unsigned ether_rgmii_pins[] = {160, 161, 162, 163, 164, 165, 167,
1018 static const unsigned ether_rmii_pins[] = {160, 161, 162, 165, 168, 169, 172,
1021 static const unsigned ether_rmiib_pins[] = {161, 162, 165, 167, 168, 169, 172,
1108 160, 161, 162, 163, 164, 165, 166, 167, /* PORT20x */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interconnect/
Dqcom,osm-l3.yaml53 #define GPLL0 165
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/reset/
Dzynq-reset.txt34 165: gem1 rx reset
/kernel/linux/linux-5.10/include/media/i2c/
Dtvp7002.h2 /* Texas Instruments Triple 8-/10-BIT 165-/110-MSPS Video and Graphics
/kernel/linux/linux-5.10/arch/arm64/boot/dts/amlogic/
Dmeson-gx-mali450.dtsi51 <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>,
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/
Dfsl,ls-extirq.txt39 <2 0 &gic GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>,
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Daxg-audio-clkc.h85 #define AUD_CLKID_EQDRC 165
Dhi3620-clock.h81 #define HI3620_TIMERCLK67 165
Dstm32h7-clks.h163 #define LPUART1_CK 165
Dintel,lgm-clk.h150 #define LGM_GCLK_SATA3 165
/kernel/linux/linux-5.10/drivers/thermal/
Dmtk_thermal.c114 #define MT8173_CALIBRATION 165
184 #define MT2701_CALIBRATION 165
205 #define MT2712_CALIBRATION 165
218 #define MT7622_CALIBRATION 165
597 tmp = tmp / (165 - mt->o_slope); in raw_to_mcelsius_v2()
599 tmp = tmp / (165 + mt->o_slope); in raw_to_mcelsius_v2()
/kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/
Dmt2712-pinfunc.h784 #define MT2712_PIN_165_SPI4_CSN__FUNC_GPIO165 (MTK_PIN_NO(165) | 0)
785 #define MT2712_PIN_165_SPI4_CSN__FUNC_SPI_CS_4_ (MTK_PIN_NO(165) | 1)
786 #define MT2712_PIN_165_SPI4_CSN__FUNC_LCM_RST0 (MTK_PIN_NO(165) | 2)
787 #define MT2712_PIN_165_SPI4_CSN__FUNC_SPI_CS_1_ (MTK_PIN_NO(165) | 3)
788 #define MT2712_PIN_165_SPI4_CSN__FUNC_UTXD4 (MTK_PIN_NO(165) | 4)
789 #define MT2712_PIN_165_SPI4_CSN__FUNC_I2SO1_DO (MTK_PIN_NO(165) | 5)
790 #define MT2712_PIN_165_SPI4_CSN__FUNC_TDMO0_MCLK (MTK_PIN_NO(165) | 6)
791 #define MT2712_PIN_165_SPI4_CSN__FUNC_I2SO0_MCK (MTK_PIN_NO(165) | 7)
/kernel/linux/linux-5.10/include/dt-bindings/reset/
Daltr,rst-mgr-a10.h93 #define TAPCOLD_RESET 165
Damlogic,meson8b-reset.h103 #define RESET_VID2_PLL 165
/kernel/linux/linux-5.10/drivers/infiniband/hw/qib/
Dqib_qsfp.h102 /* Bytes 165..167 are Vendor OUI number */
103 #define QSFP_VOUI_OFFS 165
/kernel/linux/linux-5.10/drivers/infiniband/hw/hfi1/
Dqsfp.h129 /* Bytes 165..167 are Vendor OUI number */
130 #define QSFP_VOUI_OFFS 165
/kernel/linux/linux-5.10/drivers/staging/media/atomisp/pci/
Dsh_css_params.c347 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4,
348 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4,
461 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4,
462 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4, 165 << 4,
/kernel/linux/linux-5.10/drivers/gpu/drm/arm/display/komeda/
Dkomeda_color_mgmt.c41 1024, -165, -572,

12345678910>>...20