Home
last modified time | relevance | path

Searched full:dpdma (Results 1 – 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/drivers/dma/xilinx/
Dxilinx_dpdma.c3 * Xilinx ZynqMP DPDMA Engine driver
27 #include <dt-bindings/dma/xlnx-zynqmp-dpdma.h>
32 /* DPDMA registers */
118 /* DPDMA descriptor fields */
141 * struct xilinx_dpdma_hw_desc - DPDMA hardware descriptor
179 * struct xilinx_dpdma_sw_desc - DPDMA software descriptor
180 * @hw: DPDMA hardware descriptor
191 * struct xilinx_dpdma_tx_desc - DPDMA transaction descriptor
208 * struct xilinx_dpdma_chan - DPDMA channel
222 * @xdev: DPDMA device
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/xilinx/
Dxlnx,zynqmp-dpdma.yaml4 $id: http://devicetree.org/schemas/dma/xilinx/xlnx,zynqmp-dpdma.yaml#
25 The cell is the DMA channel ID (see dt-bindings/dma/xlnx-zynqmp-dpdma.h
29 const: xlnx,zynqmp-dpdma
59 compatible = "xlnx,zynqmp-dpdma";
/kernel/linux/linux-5.10/drivers/gpu/drm/xlnx/
Dzynqmp_disp.h24 /* The DPDMA is limited to 44 bit addressing. */
Dzynqmp_disp.c50 * | DPDMA | --->| | --> | Video | Video +-------------+ |
64 * Only non-live input from the DPDMA and output to the DisplayPort Source
68 * The display controller code creates planes for the DPDMA video and graphics
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/xlnx/
Dxlnx,zynqmp-dpsub.yaml16 | DPDMA | --->| | --> | Video | Video +-------------+ |
/kernel/linux/linux-5.10/drivers/dma/
DKconfig695 tristate "Xilinx DPDMA Engine"
/kernel/linux/linux-5.10/
DMAINTAINERS19301 XILINX ZYNQMP DPDMA DRIVER
19306 F: Documentation/devicetree/bindings/dma/xilinx/xlnx,zynqmp-dpdma.yaml
19308 F: include/dt-bindings/dma/xlnx-zynqmp-dpdma.h