Searched full:ppis (Results 1 – 21 of 21) sorted by relevance
| /kernel/linux/linux-5.10/drivers/perf/ |
| D | arm_pmu_acpi.c | 48 * a fixed value in HW (for both SPIs and PPIs) that we cannot change in arm_pmu_acpi_register_irq()
177 * corresponding GSI once (e.g. when we have PPIs). in arm_pmu_acpi_parse_irqs()
216 * the PMU (e.g. we don't have mismatched PPIs).
236 pr_warn("mismatched PPIs detected\n"); in pmu_irq_matches()
|
| D | arm_pmu_platform.c | 137 pr_warn("multiple PPIs or mismatched SPI/PPI detected\n"); in pmu_parse_irqs()
|
| D | arm_spe_pmu.c | 1105 /* Request our PPIs (note that the IRQ is still disabled) */ in arm_spe_pmu_dev_init()
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/ |
| D | ti,omap4-wugen-mpu | 20 - Only SPIs can use the WUGEN as an interrupt parent. SGIs and PPIs
|
| D | arm,gic.yaml | 17 Primary GIC is attached directly to the CPU and typically has PPIs and SGIs.
19 have PPIs or SGIs.
|
| D | nvidia,tegra20-ictlr.txt | 27 - Only SPIs can use the ictlr as an interrupt parent. SGIs and PPIs
|
| D | arm,gic-v3.yaml | 63 interrupt types other than PPI or PPIs that are not partitionned,
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/ |
| D | arm,arch_timer.yaml | 18 per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC
|
| /kernel/linux/linux-5.10/drivers/acpi/arm64/ |
| D | gtdt.c | 86 * acpi_gtdt_map_ppi() - Map the PPIs of per-cpu arch_timer.
90 * So we only handle the non-secure timer PPIs,
|
| /kernel/linux/linux-5.10/arch/arm64/kvm/vgic/ |
| D | vgic-init.c | 200 * configure all PPIs as level-triggered. in kvm_vgic_vcpu_init()
216 /* PPIs */ in kvm_vgic_vcpu_init()
|
| D | vgic.c | 93 /* SGIs and PPIs */ in vgic_get_irq()
424 * @cpuid: The CPU for PPIs
580 * @vcpu: Pointer to the VCPU (used for PPIs)
|
| D | vgic-mmio.c | 724 * for PPIs this is IMPLEMENTATION DEFINED. The arch timer in vgic_mmio_write_config()
725 * code relies on PPIs being level triggered, so we also in vgic_mmio_write_config()
|
| D | vgic-kvm-device.c | 182 * - at least 32 SPIs on top of the 16 SGIs and 16 PPIs in vgic_set_common_attr()
|
| D | vgic-mmio-v3.c | 522 * The GICv3 per-IRQ registers are split to control PPIs and SGIs in the
|
| /kernel/linux/linux-5.10/drivers/gpio/ |
| D | gpio-xgene-sb.c | 195 /* Skip SGIs and PPIs*/ in xgene_gpio_sb_domain_alloc()
|
| /kernel/linux/linux-5.10/include/kvm/ |
| D | arm_vgic.h | 97 struct kvm_vcpu *vcpu; /* SGIs and PPIs: The VCPU
|
| /kernel/linux/linux-5.10/drivers/irqchip/ |
| D | irq-hip04.c | 135 /* Misconfigured PPIs are usually not fatal */ in hip04_irq_set_type()
|
| D | irq-gic-v3.c | 600 /* Misconfigured PPIs are usually not fatal */ in gic_set_type()
960 pr_info("%d PPIs implemented\n", gic_data.ppi_nr); in gic_update_rdist_properties()
1127 /* Configure SGIs/PPIs as non-secure Group-1 */ in gic_cpu_init()
1459 * Partitionned PPIs are an unfortunate exception. in gic_irq_domain_translate()
|
| D | irq-gic.c | 310 /* Misconfigured PPIs are usually not fatal */ in gic_set_type()
|
| /kernel/linux/linux-5.10/Documentation/virt/kvm/devices/ |
| D | arm-vgic-v3.rst | 277 PPIs are reported per VCPU as specified in the mpidr field, and SPIs are
|
| /kernel/linux/linux-5.10/Documentation/virt/kvm/ |
| D | api.rst | 834 use PPIs designated for specific cpus. The irq field is interpreted
|