Home
last modified time | relevance | path

Searched refs:BaseOffs (Results 1 – 19 of 19) sorted by relevance

/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DCodeGenPrepare.cpp2224 if (BaseOffs != other.BaseOffs) in compare()
2246 return !BaseOffs && !Scale && !(BaseGV && BaseReg); in isTrivial()
2260 return ConstantInt::get(IntPtrTy, BaseOffs); in GetFieldAsValue()
2297 BaseOffs = 0; in SetCombinedField()
2325 if (BaseOffs) { in print()
2327 << BaseOffs; in print()
3631 TestAddrMode.BaseOffs += CI->getSExtValue()*TestAddrMode.Scale; in matchScaledValue()
4277 AddrMode.BaseOffs += ConstantOffset; in matchOperationAddr()
4307 AddrMode.BaseOffs -= ConstantOffset; in matchOperationAddr()
4316 AddrMode.BaseOffs += ConstantOffset; in matchOperationAddr()
[all …]
DTargetLoweringBase.cpp1739 if (AM.BaseOffs <= -(1LL << 16) || AM.BaseOffs >= (1LL << 16)-1) in isLegalAddressingMode()
1751 if (AM.HasBaseReg && AM.BaseOffs) // "r+r+i" is not allowed. in isLegalAddressingMode()
1756 if (AM.HasBaseReg || AM.BaseOffs) // 2*r+r or 2*r+i is not allowed. in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp1889 return AM.Scale == 0 && isImmUs(AM.BaseOffs) && isImmUs4(AM.BaseOffs); in isLegalAddressingMode()
1894 AM.BaseOffs%4 == 0; in isLegalAddressingMode()
1901 return isImmUs(AM.BaseOffs); in isLegalAddressingMode()
1904 return AM.Scale == 1 && AM.BaseOffs == 0; in isLegalAddressingMode()
1909 return isImmUs2(AM.BaseOffs); in isLegalAddressingMode()
1912 return AM.Scale == 2 && AM.BaseOffs == 0; in isLegalAddressingMode()
1916 return isImmUs4(AM.BaseOffs); in isLegalAddressingMode()
1919 return AM.Scale == 4 && AM.BaseOffs == 0; in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUPerfHintAnalysis.cpp243 auto *Ptr = GetPointerBaseWithConstantOffset(GEP, AM.BaseOffs, *DL); in visit()
DSILoadStoreOptimizer.cpp1842 AM.BaseOffs = Dist; in promoteConstantOffsetToImm()
1867 AM.BaseOffs = P.second - AnchorAddr.Offset; in promoteConstantOffsetToImm()
DSIISelLowering.cpp1086 return AM.BaseOffs == 0 && AM.Scale == 0; in isLegalFlatAddressingMode()
1090 (AM.BaseOffs == 0 || Subtarget->getInstrInfo()->isLegalFLATOffset( in isLegalFlatAddressingMode()
1091 AM.BaseOffs, AMDGPUAS::FLAT_ADDRESS, in isLegalFlatAddressingMode()
1098 (AM.BaseOffs == 0 || Subtarget->getInstrInfo()->isLegalFLATOffset( in isLegalGlobalAddressingMode()
1099 AM.BaseOffs, AMDGPUAS::GLOBAL_ADDRESS, in isLegalGlobalAddressingMode()
1128 if (!isUInt<12>(AM.BaseOffs)) in isLegalMUBUFAddressingMode()
1169 if (AM.BaseOffs % 4 != 0) in isLegalAddressingMode()
1181 if (!isUInt<8>(AM.BaseOffs / 4)) in isLegalAddressingMode()
1186 if (!isUInt<32>(AM.BaseOffs / 4)) in isLegalAddressingMode()
1190 if (!isUInt<20>(AM.BaseOffs)) in isLegalAddressingMode()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DBasicTTIImpl.h242 AM.BaseOffs = BaseOffset;
268 AM.BaseOffs = BaseOffset; in getScalingFactorCost()
DTargetLowering.h2169 int64_t BaseOffs = 0; member
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyISelLowering.cpp535 if (AM.BaseOffs < 0) in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp3132 if ((AM.BaseOffs % A) != 0) in isLegalAddressingMode()
3135 if (!isInt<11>(AM.BaseOffs >> Log2_32(A))) in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRISelLowering.cpp747 int64_t Offs = AM.BaseOffs; in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
DRISCVISelLowering.cpp276 if (!isInt<12>(AM.BaseOffs)) in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp14800 if (Ty->isVectorTy() && AM.BaseOffs != 0) in isLegalAddressingMode()
14804 if (AM.BaseOffs <= -(1LL << 16) || AM.BaseOffs >= (1LL << 16)-1) in isLegalAddressingMode()
14816 if (AM.HasBaseReg && AM.BaseOffs) // "r+r+i" is not allowed. in isLegalAddressingMode()
14821 if (AM.HasBaseReg || AM.BaseOffs) // 2*r+r or 2*r+i is not allowed. in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp944 if (!isInt<20>(AM.BaseOffs)) in isLegalAddressingMode()
951 if (!SupportedAM.LongDisplacement && !isUInt<12>(AM.BaseOffs)) in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/
DNVPTXISelLowering.cpp4230 return !AM.BaseOffs && !AM.HasBaseReg && !AM.Scale; in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp928 AM.BaseOffs = C2APIntVal.getSExtValue(); in reassociationCanBreakAddressingModePattern()
936 AM.BaseOffs = CombinedValue; in reassociationCanBreakAddressingModePattern()
13710 AM.BaseOffs = Offset->getSExtValue(); in canFoldInAddressingMode()
13719 AM.BaseOffs = -Offset->getSExtValue(); in canFoldInAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp9479 if (AM.HasBaseReg && AM.BaseOffs && AM.Scale) in isLegalAddressingMode()
9493 int64_t Offset = AM.BaseOffs; in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp15273 if (!isLegalAddressImmediate(AM.BaseOffs, VT, Subtarget)) in isLegalAddressingMode()
15285 if (AM.BaseOffs) in isLegalAddressingMode()
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp29968 if (!X86::isOffsetSuitableForCodeModel(AM.BaseOffs, M, AM.BaseGV != nullptr)) in isLegalAddressingMode()
29985 Subtarget.is64Bit() && (AM.BaseOffs || AM.Scale > 1)) in isLegalAddressingMode()