Searched refs:DefR (Results 1 – 7 of 7) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonConstPropagation.cpp | 635 RegisterSubReg DefR(MD); in visitPHI() local
636 assert(Register::isVirtualRegister(DefR.Reg)); in visitPHI()
641 if (DefR.SubReg) { in visitPHI()
643 const LatticeCell &T = Cells.get(DefR.Reg); in visitPHI()
645 Cells.update(DefR.Reg, Bottom); in visitPHI()
647 visitUsesOf(DefR.Reg); in visitPHI()
651 LatticeCell DefC = Cells.get(DefR.Reg); in visitPHI()
678 Cells.update(DefR.Reg, DefC); in visitPHI()
683 visitUsesOf(DefR.Reg); in visitPHI()
705 RegisterSubReg DefR(MO); in visitNonBranch() local
[all …]
|
| D | HexagonGenMux.cpp | 108 unsigned DefR, PredR; member
115 : At(It), DefR(DR), PredR(PR), SrcT(TOp), SrcF(FOp), Def1(&D1), in MuxInfo()
343 auto NewMux = BuildMI(B, MX.At, DL, HII->get(MxOpc), MX.DefR) in genMuxInBlock()
|
| D | HexagonConstExtenders.cpp | 1529 llvm::Register DefR = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in insertInitializer() local
1543 InitI = BuildMI(MBB, At, dl, HII->get(Hexagon::PS_fi), DefR) in insertInitializer()
1550 InitI = BuildMI(MBB, At, dl, HII->get(Hexagon::A2_tfrsi), DefR) in insertInitializer()
1555 InitI = BuildMI(MBB, At, dl, HII->get(Hexagon::A2_subri), DefR) in insertInitializer()
1560 InitI = BuildMI(MBB, At, dl, HII->get(Hexagon::A2_addi), DefR) in insertInitializer()
1568 InitI = BuildMI(MBB, At, dl, HII->get(NewOpc), DefR) in insertInitializer()
1580 return { DefR, 0 }; in insertInitializer()
1906 Register DefR = insertInitializer(Q.first, P.first); in replaceExtenders() local
1907 NewRegs.push_back(DefR.Reg); in replaceExtenders()
1909 Changed |= replaceInstr(I, DefR, P.first); in replaceExtenders()
|
| D | HexagonEarlyIfConv.cpp | 441 Register DefR = MI.getOperand(0).getReg(); in isValid() local
442 if (isPredicate(DefR)) in isValid()
993 Register DefR = PN->getOperand(0).getReg(); in eliminatePhis() local
1000 const TargetRegisterClass *RC = MRI->getRegClass(DefR); in eliminatePhis()
1005 MRI->replaceRegWith(DefR, NewR); in eliminatePhis()
|
| D | HexagonBitSimplify.cpp | 1221 Register DefR = UseI.getOperand(0).getReg(); in computeUsedBits() local
1222 if (!Register::isVirtualRegister(DefR)) in computeUsedBits()
1224 Pending.push_back(DefR); in computeUsedBits()
2919 unsigned DefR; member
2926 bool isBitShuffle(const MachineInstr *MI, unsigned DefR) const;
2927 bool isStoreInput(const MachineInstr *MI, unsigned DefR) const;
2945 DefR = HexagonLoopRescheduling::getDefReg(&P); in PhiInfo()
2980 unsigned DefR) const { in isBitShuffle()
3134 dbgs() << ' ' << printReg(I.DefR, HRI) << "=phi(" in processLoop()
3162 unsigned DefR = Defs.find_first(); in processLoop() local
[all …]
|
| D | HexagonOptAddrMode.cpp | 97 bool analyzeUses(unsigned DefR, const NodeList &UNodeList,
728 Register DefR = MI->getOperand(0).getReg(); in processBlock() local
733 if (!analyzeUses(DefR, UNodeList, InstrEvalResult, SizeInc)) in processBlock()
757 if (op.isReg() && op.isUse() && DefR == op.getReg()) in processBlock()
|
| D | HexagonBitTracker.cpp | 963 if (unsigned DefR = getUniqueDefVReg(MI)) { in evaluate() local
964 if (MRI.getRegClass(DefR) == &Hexagon::PredRegsRegClass) { in evaluate()
965 BT::RegisterRef PD(DefR, 0); in evaluate()
968 RegisterCell RC = RegisterCell::self(DefR, RW); in evaluate()
|