Searched refs:HiOpc (Results 1 – 5 of 5) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.h | 99 unsigned LoOpc, unsigned HiOpc,
|
| D | MipsSEInstrInfo.cpp | 716 unsigned HiOpc, in expandPseudoMTLoHi() argument
727 MachineInstrBuilder HiInst = BuildMI(MBB, I, DL, get(HiOpc)); in expandPseudoMTLoHi()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonCopyToCombine.cpp | 186 unsigned HiOpc = HighRegInst.getOpcode(); in areCombinableOperations() local
199 verifyOpc(HiOpc); in areCombinableOperations()
202 if (HiOpc == Hexagon::V6_vassign || LoOpc == Hexagon::V6_vassign) in areCombinableOperations()
203 return HiOpc == LoOpc; in areCombinableOperations()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.cpp | 5395 unsigned HiOpc = IsAdd ? AMDGPU::V_ADDC_U32_e64 : AMDGPU::V_SUBB_U32_e64; in splitScalar64BitAddSub() local
5397 BuildMI(MBB, MII, DL, get(HiOpc), DestSub1) in splitScalar64BitAddSub()
|
| D | SIISelLowering.cpp | 3636 unsigned HiOpc = IsAdd ? AMDGPU::S_ADDC_U32 : AMDGPU::S_SUBB_U32; in EmitInstrWithCustomInserter() local
3640 BuildMI(*BB, MI, DL, TII->get(HiOpc), DestSub1) in EmitInstrWithCustomInserter()
|