Home
last modified time | relevance | path

Searched refs:INTEL_L3P_DC (Results 1 – 6 of 6) sorted by relevance

/third_party/mesa3d/src/intel/common/
Dintel_l3_config.c240 (w0.w[INTEL_L3P_DC] && !w1.w[INTEL_L3P_DC] && !w1.w[INTEL_L3P_ALL]) || in intel_diff_l3_weights()
271 w.w[INTEL_L3P_DC] = needs_dc ? 0.1 : 0; in intel_get_default_l3_weights()
379 cfg->n[INTEL_L3P_DC], cfg->n[INTEL_L3P_RO], in intel_dump_l3_config()
Dintel_l3_config.h42 INTEL_L3P_DC, enumerator
/third_party/mesa3d/src/mesa/drivers/dri/i965/
Dgfx7_l3_state.c74 const bool has_dc = cfg->n[INTEL_L3P_DC] || cfg->n[INTEL_L3P_ALL]; in setup_l3_config()
126 SET_FIELD(cfg->n[INTEL_L3P_DC], GFX8_L3CNTLREG_DC_ALLOC) | in setup_l3_config()
166 SET_FIELD(cfg->n[INTEL_L3P_DC], GFX7_L3CNTLREG2_DC_ALLOC)); in setup_l3_config()
/third_party/mesa3d/src/intel/vulkan/
DgenX_state.c395 l3cr.DCAllocation = cfg->n[INTEL_L3P_DC]; in genX()
402 const bool has_dc = cfg->n[INTEL_L3P_DC] || cfg->n[INTEL_L3P_ALL]; in genX()
446 l3cr2.DCAllocation = cfg->n[INTEL_L3P_DC]; in genX()
/third_party/mesa3d/src/gallium/drivers/crocus/
Dcrocus_state.c1067 const bool has_dc = cfg->n[INTEL_L3P_DC] || cfg->n[INTEL_L3P_ALL]; in setup_l3_config()
1118 reg.DCAllocation = cfg->n[INTEL_L3P_DC]; in setup_l3_config()
1160 reg.DCAllocation = cfg->n[INTEL_L3P_DC]; in setup_l3_config()
/third_party/mesa3d/src/gallium/drivers/iris/
Diris_state.c773 reg.DCAllocation = cfg->n[INTEL_L3P_DC]; in iris_emit_l3_config()