Searched refs:ImpDef (Results 1 – 11 of 11) sorted by relevance
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCChecker.cpp | 99 if (const MCPhysReg *ImpDef = MCID.getImplicitDefs()) in init() local
100 for (; *ImpDef; ++ImpDef) { in init()
101 unsigned R = *ImpDef; in init()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | ScheduleDAGFast.cpp | 435 for (const MCPhysReg *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT() local
436 if (Reg == *ImpDef) in getPhysicalRegisterVT()
|
| D | ScheduleDAGRRList.cpp | 1286 for (const MCPhysReg *ImpDef = MCID.getImplicitDefs(); *ImpDef; ++ImpDef) { in getPhysicalRegisterVT() local
1287 if (Reg == *ImpDef) in getPhysicalRegisterVT()
2859 for (const MCPhysReg *ImpDef = ImpDefs; *ImpDef; ++ImpDef) in canClobberReachingPhysRegUse() local
2863 if (TRI->regsOverlap(*ImpDef, SuccPred.getReg()) && in canClobberReachingPhysRegUse()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | RenameIndependentSubregs.cpp | 333 MachineInstrBuilder ImpDef = BuildMI(*PredMBB, InsertPos, in computeMainRangesFixFlags() local
335 SlotIndex DefIdx = LIS->InsertMachineInstrInMaps(*ImpDef); in computeMainRangesFixFlags()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUCallLowering.cpp | 249 auto ImpDef = B.buildUndef(BigTy); in unpackRegsToOrigType() local
252 B.buildInsert(BigReg, ImpDef.getReg(0), SrcReg, 0).getReg(0); in unpackRegsToOrigType()
|
| D | AMDGPUISelDAGToDAG.cpp | 717 MachineSDNode *ImpDef = CurDAG->getMachineNode(TargetOpcode::IMPLICIT_DEF, in SelectBuildVector() local
721 RegSeqArgs[1 + (2 * i)] = SDValue(ImpDef, 0); in SelectBuildVector()
|
| D | SIInstrInfo.cpp | 4312 bool ImpDef = Def->isImplicitDef(); in legalizeGenericOperand() local
4313 while (!ImpDef && Def && Def->isCopy()) { in legalizeGenericOperand()
4317 ImpDef = Def && Def->isImplicitDef(); in legalizeGenericOperand()
4320 !ImpDef) in legalizeGenericOperand()
|
| D | SIISelLowering.cpp | 10381 SDValue ImpDef = DAG.getCopyToReg(DAG.getEntryNode(), SDLoc(Node), in PostISelFolding() local
10406 Ops.push_back(ImpDef.getValue(1)); in PostISelFolding()
10419 MachineSDNode *ImpDef = DAG.getMachineNode(TargetOpcode::IMPLICIT_DEF, in PostISelFolding() local
10424 SDValue(ImpDef, 0), Node->getOperand(7) }; in PostISelFolding()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMLoadStoreOptimizer.cpp | 955 for (unsigned ImpDef : ImpDefs) in MergeOpsUpdate() local
956 MIB.addReg(ImpDef, RegState::ImplicitDefine); in MergeOpsUpdate()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| D | LegalizerHelper.cpp | 1160 Register ImpDef = MIRBuilder.buildUndef(OldTy).getReg(0); in moreElementsVectorSrc() local
1162 Parts.push_back(ImpDef); in moreElementsVectorSrc()
1170 Register ImpDef = MIRBuilder.buildUndef(MoreTy).getReg(0); in moreElementsVectorSrc() local
1171 MIRBuilder.buildInsert(MoreReg, ImpDef, MO.getReg(), 0); in moreElementsVectorSrc()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 911 SDValue ImpDef = SDValue( in Widen() local
914 TargetOpcode::INSERT_SUBREG, dl, MVT::i64, ImpDef, N, SubReg); in Widen()
|