| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 937 static unsigned getVectorTypeBreakdownMVT(MVT VT, MVT &IntermediateVT, in getVectorTypeBreakdownMVT() argument
966 IntermediateVT = NewVT; in getVectorTypeBreakdownMVT()
1310 MVT IntermediateVT; in computeRegisterProperties() local
1313 unsigned NumRegisters = getVectorTypeBreakdownMVT(VT, IntermediateVT, in computeRegisterProperties()
1376 EVT &IntermediateVT, in getVectorTypeBreakdown() argument
1390 IntermediateVT = RegisterEVT; in getVectorTypeBreakdown()
1422 IntermediateVT = NewVT; in getVectorTypeBreakdown()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGBuilder.cpp | 374 EVT IntermediateVT; in getCopyFromPartsVector() local
381 *DAG.getContext(), CallConv.getValue(), ValueVT, IntermediateVT, in getCopyFromPartsVector()
385 TLI.getVectorTypeBreakdown(*DAG.getContext(), ValueVT, IntermediateVT, in getCopyFromPartsVector()
403 PartVT, IntermediateVT, V); in getCopyFromPartsVector()
412 PartVT, IntermediateVT, V); in getCopyFromPartsVector()
418 EVT::getVectorVT(*DAG.getContext(), IntermediateVT.getScalarType(), in getCopyFromPartsVector()
419 (IntermediateVT.isVector() in getCopyFromPartsVector()
420 ? IntermediateVT.getVectorNumElements() * NumParts in getCopyFromPartsVector()
422 Val = DAG.getNode(IntermediateVT.isVector() ? ISD::CONCAT_VECTORS in getCopyFromPartsVector()
708 EVT IntermediateVT; in getCopyToPartsVector() local
[all …]
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.h | 36 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
| D | SIISelLowering.cpp | 845 EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
853 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
860 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
870 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
877 Context, CC, VT, IntermediateVT, NumIntermediates, RegisterVT); in getVectorTypeBreakdownForCallingConv()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.h | 303 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
| D | MipsISelLowering.cpp | 132 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
136 IntermediateVT = RegisterVT; in getVectorTypeBreakdownForCallingConv()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | TargetLowering.h | 829 EVT &IntermediateVT,
837 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
839 return getVectorTypeBreakdown(Context, VT, IntermediateVT, NumIntermediates, in getVectorTypeBreakdownForCallingConv()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 1247 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT,
|
| D | X86ISelLowering.cpp | 2137 LLVMContext &Context, CallingConv::ID CC, EVT VT, EVT &IntermediateVT, in getVectorTypeBreakdownForCallingConv() argument
2146 IntermediateVT = MVT::i1; in getVectorTypeBreakdownForCallingConv()
2155 IntermediateVT = MVT::v32i1; in getVectorTypeBreakdownForCallingConv()
2160 return TargetLowering::getVectorTypeBreakdownForCallingConv(Context, CC, VT, IntermediateVT, in getVectorTypeBreakdownForCallingConv()
|
| /third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 8006 MVT IntermediateVT = FourEltRes ? MVT::v4i32 : MVT::v2i64; in LowerINT_TO_FPVector() local
8029 Arrange = DAG.getBitcast(IntermediateVT, Arrange); in LowerINT_TO_FPVector()
8030 Extend = DAG.getNode(ISD::SIGN_EXTEND_INREG, dl, IntermediateVT, Arrange, in LowerINT_TO_FPVector()
8033 Extend = DAG.getNode(ExtendOp, dl, IntermediateVT, Arrange); in LowerINT_TO_FPVector()
|